| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MPC8540CPX667JC Datenblatt(PDF) 33 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540CPX667JC Datenblatt(HTML) 33 Page - Freescale Semiconductor, Inc |
|
33 / 104 page ![]() MPC8540 Integrated Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 33 Ethernet: Three-Speed,10/100, MII Management Figure 14 shows the MII transmit AC timing diagram. Figure 14. MII Transmit AC Timing Diagram 8.3.2.2 MII Receive AC Timing Specifications Table 32 provides the MII receive AC timing specifications. Table 32. MII Receive AC Timing Specifications Parameter/Condition Symbol 1 Min Typ Max Unit RX_CLK clock period 10 Mbps tMRX —400 — ns RX_CLK clock period 100 Mbps tMRX —40— ns RX_CLK duty cycle tMRXH/tMRX 35 — 65 % RXD[7:0], TX_DV, TX_ER setup time to RX_CLK tMRDVKH 10.0 — — ns RXD[7:0], TX_DV, TX_ER hold time to RX_CLK tMRDXKH 10.0 — — ns RX_CLK clock rise and fall time tMRXR, tMRXF 2,3 1.0 — 4.0 ns Note: 1.The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference (K) going to the high (H) state or setup time. Also, tMRDXKH symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the high (H) state or hold time. Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). 2.Signal timings are measured at 0.7 V and 1.9 V voltage levels. 3.Guaranteed by design. TX_CLK TXD[3:0] tMTKHDX tMTX tMTXH tMTXR tMTXF TX_EN TX_ER |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |