MB95130M datasheet(43/63 Pages) FUJITSU

43 / 63 page

MB95130M Series

(6) UART/SIO Serial I/O Timing

(VCC

= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = − 40 °C to + 85 °C)

* : Refer to “ (2) Source Clock/Machine Clock” for tMCLK.

Parameter

Symbol

Pin name

Condition

Value

Unit Remarks

Min

Max

Serial clock cycle time

tSCYC

UCK0, SCK

Internal clock

operation output pin :

= 80 pF + 1 TTL.

4 tMCLK*

⎯

UCK

↓ → UO time

tSLOV

UCK0, UO0

− 190

+190

Valid UI

→ UCK ↑

tIVSH

UCK0, UI0

2 tMCLK*

⎯

UCK

↑→ valid UI hold time

tSHIX

UCK0, UI0

2 tMCLK*

⎯

Serial clock “H” pulse width

tSHSL

UCK0, SCK

External clock

operation output pin :

= 80 pF + 1 TTL.

4 tMCLK*

⎯

Serial clock “L” pulse width

tSLSH

UCK0, SCK

4 tMCLK*

⎯

UCK

↓ → UO time

tSLOV

UCK0, UO0

⎯

190

Valid UI

→ UCK ↑

tIVSH

UCK0, UI0

2 tMCLK*

⎯

UCK

↑→ valid UI hold time

tSHIX

UCK0, UI0

2 tMCLK*

⎯

tSCYC

tIVSH

0.8 VCC

0.2 VCC

0.8 VCC

0.2 VCC

tSHIX

tSLOV

0.8 V

2.4 V

0.8 V

2.4 V

UCK0

UO0

UI0

0.8 V

tSLSH

tIVSH

tSHIX

tSLOV

0.2 VCC 0.2 VCC

0.8 VCC 0.8 VCC

tSHSL

2.4 V

UCK0

UO0

UI0

0.8 V

0.8 VCC

0.2 VCC

0.8 VCC

0.2 VCC

• Internal shift clock mode

• External shift clock mode

MB95130M Datenblatt(PDF) 43 Page - fujitsu semiconductor

MB95130M Datenblatt(HTML) 43 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datenblatt Download

Link URL