Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DS2155 Datenblatt(PDF) 7 Page - Dallas Semiconductor

Teilenummer DS2155
Bauteilbeschribung  T1/E1/J1 Single-Chip Transceiver
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2155 Datenblatt(HTML) 7 Page - Dallas Semiconductor

Back Button DS2155_06 Datasheet HTML 3Page - Dallas Semiconductor DS2155_06 Datasheet HTML 4Page - Dallas Semiconductor DS2155_06 Datasheet HTML 5Page - Dallas Semiconductor DS2155_06 Datasheet HTML 6Page - Dallas Semiconductor DS2155_06 Datasheet HTML 7Page - Dallas Semiconductor DS2155_06 Datasheet HTML 8Page - Dallas Semiconductor DS2155_06 Datasheet HTML 9Page - Dallas Semiconductor DS2155_06 Datasheet HTML 10Page - Dallas Semiconductor DS2155_06 Datasheet HTML 11Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 238 page
background image
DS2155
7 of 238
Figure 35-23. Transmit IBO Frame Interleave Mode Timing ................................................................................. 221
Figure 37-1. Intel Multiplexed Bus Read Timing (BTS = 0/MUX = 1).................................................................. 225
Figure 37-2. Intel Multiplexed Bus Write Timing (BTS = 0/MUX = 1)................................................................. 225
Figure 37-3. Motorola Multiplexed Bus Timing (BTS = 1/MUX = 1) ................................................................... 226
Figure 37-4. Intel Nonmultiplexed Bus Read Timing (BTS = 0/MUX = 0) ........................................................... 228
Figure 37-5. Intel Nonmultiplexed Bus Write Timing (BTS = 0/MUX = 0) .......................................................... 228
Figure 37-6. Motorola Nonmultiplexed Bus Read Timing (BTS = 1/MUX = 0).................................................... 229
Figure 37-7. Motorola Nonmultiplexed Bus Write Timing (BTS = 1/MUX = 0)................................................... 229
Figure 37-8. Receive-Side Timing .......................................................................................................................... 231
Figure 37-9. Receive-Side Timing, Elastic Store Enabled ...................................................................................... 232
Figure 37-10. Receive Line Interface Timing ......................................................................................................... 232
Figure 37-11 Receive Timing Delay RCLK to BPCLK......................................................................................... 233
Figure 37-12. Transmit-Side Timing....................................................................................................................... 235
Figure 37-13. Transmit-Side Timing, Elastic Store Enabled................................................................................... 236
Figure 37-14. Transmit Line Interface Timing........................................................................................................ 236
1.2 Table of Tables
Table 4-A. Pin Description Sorted by Pin Number ................................................................................................... 30
Table 5-A. Register Map Sorted by Address............................................................................................................. 33
Table 9-A. T1 Alarm Criteria .................................................................................................................................... 54
Table 10-A. E1 Sync/Resync Criteria ....................................................................................................................... 56
Table 10-B. E1 Alarm Criteria .................................................................................................................................. 61
Table 14-A. T1 Line Code Violation Counting Options ........................................................................................... 76
Table 14-B. E1 Line-Code Violation Counting Options ........................................................................................... 76
Table 14-C. T1 Path Code Violation Counting Arrangements.................................................................................. 78
Table 14-D. T1 Frames Out-of-Sync Counting Arrangements ................................................................................. 79
Table 16-A. Time Slot Numbering Schemes............................................................................................................. 90
Table 17-A. Idle-Code Array Address Mapping ....................................................................................................... 96
Table 17-B. GRIC and GTIC Functions.................................................................................................................... 98
Table 19-A. Elastic Store Delay After Initialization ............................................................................................... 108
Table 23-A. HDLC Controller Registers................................................................................................................. 127
Table 24-A. Component List (Software-Selected Termination, Metallic Protection)............................................. 156
Table 24-B. Component List (Software-Selected Termination, Longitudinal Protection)...................................... 157
Table 24-C. Transformer Specifications.................................................................................................................. 158
Table 27-A. Transmit Error-Insertion Setup Sequence ........................................................................................... 180
Table 27-B. Error Insertion Examples..................................................................................................................... 182
Table 34-A. Instruction Codes for IEEE 1149.1 Architecture ................................................................................ 203
Table 34-B. ID Code Structure................................................................................................................................ 204
Table 34-C. Device ID Codes.................................................................................................................................. 204
Table 34-D. Boundary Scan Control Bits................................................................................................................ 205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com