Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STR750FV0 Datenblatt(PDF) 69 Page - STMicroelectronics

Teilenummer STR750FV0
Bauteilbeschribung  ARM7TDMI-S??32-bit MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR750FV0 Datenblatt(HTML) 69 Page - STMicroelectronics

Back Button STR750FV0 Datasheet HTML 65Page - STMicroelectronics STR750FV0 Datasheet HTML 66Page - STMicroelectronics STR750FV0 Datasheet HTML 67Page - STMicroelectronics STR750FV0 Datasheet HTML 68Page - STMicroelectronics STR750FV0 Datasheet HTML 69Page - STMicroelectronics STR750FV0 Datasheet HTML 70Page - STMicroelectronics STR750FV0 Datasheet HTML 71Page - STMicroelectronics STR750FV0 Datasheet HTML 72Page - STMicroelectronics STR750FV0 Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 84 page
background image
STR750Fxx STR751Fxx STR752Fxx STR755Fxx
Electrical parameters
69/84
not possible to power off the STR7x while some another I2C master node remains
powered on: otherwise, the STR7x will be powered by the protection diode.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (SDA and SCL).
Figure 40.
Typical application with I2C bus and timing diagram
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.
Table 41.
SDA and SCL characteristics
Symbol
Parameter
Standard mode
I2C
Fast mode I2C(1)
1.
fPCLK, must be at least 8 MHz to achieve max fast I
2C speed (400 kHz).
Unit
Min(2)
2.
Data based on standard I2C protocol requirement, not tested in production.
Max(2)
Min(2)
Max(2)
tw(SCLL)
SCL clock low time
4.7
1.3
µs
tw(SCLH)
SCL clock high time
4.0
0.6
tsu(SDA)
SDA setup time
250
100
ns
th(SDA)
SDA data hold time
0(3)
3.
The maximum hold time of the START condition has only to be met if the interface does not stretch the low
period of SCL signal.
0(4)
4.
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL.
900(3)
tr(SDA)
tr(SCL)
SDA and SCL rise time
1000
20+0.1Cb
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
300
20+0.1Cb
300
th(STA)
START condition hold time
4.0
0.6
µs
tsu(STA)
Repeated START condition setup time
4.7
0.6
tsu(STO)
STOP condition setup time
4.0
0.6
µs
tw(STO:STA) STOP to START condition time (bus free)
4.7
1.3
µs
Cb
Capacitive load for each bus line
400
400
pF
REPEATED START
START
STOP
START
tf(SDA)
tr(SDA)
tsu(SDA)
th(SDA)
tf(SCK)
tr(SCK)
tw(SCKL)
tw(SCKH)
th(STA)
tsu(STO)
tsu(STA)
tw(STO:STA)
SDA
SCL
4.7k
SDA
STRT75X
SCL
VDD
100
100
VDD
4.7k
I2CBUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com