STR750FV0 datasheet(41/84 Pages) STMICROELECTRONICS

41 / 84 page

STR750Fxx STR751Fxx STR752Fxx STR755Fxx

Electrical parameters

41/84

Subject to general operating conditions for VDD_IO, and TA

Table 16.

Dual supply supply typical power consumption in Run, WFI, Slow and

Slow-WFI modes

To calculate the power consumption in Dual supply mode, refer to the values given in Table 15. and

consider that this consumption is split as follows:

IDD(single supply)~IDD(dual supply)= IDD_V18 + IDD(VDD_IO)

For 3.3V range: IDD(VDD_IO) ~ 1 to 2 mA

For 5V range: IDD(VDD_IO) ~ 2 to 3 mA

Therefore most of the consumption is sunk on the V18 power supply

This formula does not apply in STOP and STANDBY modes, refer to Table 17.

Table 17.

Typical power consumption in STOP and STANDBY modes

Symbol

Parameter

Conditions

3.3V

Typ(1)

Typ(2)

Unit

IDD

(3)

Supply current

in STOP

mode(4)

LP_PARAM bits: ALL OFF(5)

µA

LP_PARAM bits : MVREG ON, OSC4M OFF, FLASH

OFF(6)

130

135

LP_PARAM bits: MVREG ON, OSC4M ON , FLASH

OFF(6)

1950

1930

LP_PARAM bits: MVREG ON, OSC4M OFF, FLASH ON (6)

630

635

LP_PARAM bits: MVREG ON, OSC4M ON, FLASH ON (6)

2435

2425

Supply current

in STOP

mode(7)

LPPARAM bits: ALL OFF, with V18=1.8 V

IDD_V18

IDD_V33

µA

LP_PARAM bits: OSC4M ON, FLASH OFF

IDD_V18

IDD_V33

410

1475

410

1435

LP_PARAM bits: OSC4M OFF, FLASH ON

IDD_V18

IDD_V33

550

LP_PARAM bits: OSC4M ON, FLASH ON

IDD_V18

IDD_V33

910

1475

910

1445

Supply current

in STANDBY

mode(4)

RTC OFF

µA

RTC ON clocked by OSC32K

Typical data are based on TA=25°C, VDD_IO=3.3 V and V18=1.8 V unless otherwise indicated in the table.

Typical data are based on TA=25°C, VDD_IO=5.0 V and V18=1.8 V unless otherwise indicated in the table.

The conditions for these consumption measurements are described at the beginning of Section 5.3.4 on page 36.

Single supply scheme see Figure 12.

In this mode, the whole digital circuitry is powered internally by the LPVREG at approximately 1.4 V, which significantly

reduces the leakage currents.

In this mode, the whole digital circuitry is powered internally by the MVREG at 1.8 V.

Dual supply scheme see Figure 13.

STR750FV0 Datenblatt(PDF) 41 Page - STMicroelectronics

STR750FV0 Datenblatt(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datenblatt Download

Link URL