Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

STA381BWS Datenblatt(PDF) 26 Page - STMicroelectronics

Teilenummer STA381BWS
Bauteilbeschribung  Sound Terminal 2.1-channel high-efficiency digital audio system
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA381BWS Datenblatt(HTML) 26 Page - STMicroelectronics

Back Button STA381BWS Datasheet HTML 22Page - STMicroelectronics STA381BWS Datasheet HTML 23Page - STMicroelectronics STA381BWS Datasheet HTML 24Page - STMicroelectronics STA381BWS Datasheet HTML 25Page - STMicroelectronics STA381BWS Datasheet HTML 26Page - STMicroelectronics STA381BWS Datasheet HTML 27Page - STMicroelectronics STA381BWS Datasheet HTML 28Page - STMicroelectronics STA381BWS Datasheet HTML 29Page - STMicroelectronics STA381BWS Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 174 page
background image
Electrical specifications
STA381BWS
26/174
DocID018937 Rev 7
3.6
Power-on/off sequence
Figure 4. Power-on sequence
Note:
The definition of a stable clock is when fmax - fmin < 1 MHz. Section 6.14.1: Serial data
interface gives information on setting up the I2S interface.
Figure 5. Power-off sequence for pop-free turn-off
Note:
The register addresses for Soft Mute and Soft EAPD refer to Sound Terminal compatibility
(see Section 7: Register description: Sound Terminal compatibility on page 106) and are not
the default addresses.
Don’t care
Don’t care
CMD0
CMD1
CMD2
Don’t care
Don’t care
CMD0
CMD1
CMD2
Don’t care
Don’t care
Don’t care
CMD0
CMD1
CMD2
Don’t care
Don’t care
CMD0
CMD1
CMD2
Don’t care
Don’t care
CMD0
CMD1
CMD2
Don’t care
Note: no specific VCC and
VDD_DIG turn
−on sequence
is required
TR = minimum time between XTI master clock stable and Reset removal: 1 ms
TC = minimum time between Reset removal and I2C program, sequence start: 1ms
VCC
VDD_DIG
XTI or BICKI
HW RESET
I
2C
HW PWDN
TR
TC
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Note: no specific VCC and
VDD_DIG turn
−off sequence
is required
VCC
VDD_DIG
XTI or BICKI
Soft Mute
Soft EAPD
Reg. 0x07
Data 0xFE
Reg. 0x05
Bit 7 = 0
FE
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com