Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L6260 Datenblatt(PDF) 18 Page - STMicroelectronics

Teilenummer L6260
Bauteilbeschribung  4.55.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO?셎
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6260 Datenblatt(HTML) 18 Page - STMicroelectronics

Back Button L6260 Datasheet HTML 14Page - STMicroelectronics L6260 Datasheet HTML 15Page - STMicroelectronics L6260 Datasheet HTML 16Page - STMicroelectronics L6260 Datasheet HTML 17Page - STMicroelectronics L6260 Datasheet HTML 18Page - STMicroelectronics L6260 Datasheet HTML 19Page - STMicroelectronics L6260 Datasheet HTML 20Page - STMicroelectronics L6260 Datasheet HTML 21Page - STMicroelectronics L6260 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 30 page
background image
The read cycle is initiated by setting SLOAD low
and clocking in a valid read address. Only four
bits of address are necessary, if more than four
bits are clocked in, the four MSBs will be ignored
(i.e. only the first four bits will be used). If a valid
address is detected, the rising edge of R/W will
load the desired register into the internal se-
rial/parallel register ready for clocking out. The
data in the serial/parallel register is then serially
clocked out on every rising edge of SCLK (LSB is
clocked out first). Additional padded bits clocked
out will be zero.
Note: If SLOAD is set low with R/W high, the cur-
rent contents of the internal shift register can be
clocked out. This is useful for a ”read back” of the
data last written into the required register.
D94IN094
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
4 bit address (FIXED)
12 bit data (FIXED)
tRWS
tSLS
SLOAD
R/W
tRWH
tSLH
SDIO
Figure 5: Serial Write Timing Diagram
The write cycle has a fixed address and data
length. Four bits of address and 12 bits of data
must be clocked in to allow the data to be loaded
into the desired register. The write cycle is initi-
ated by setting SLOAD and R/W low. Setting R/W
low causes the SDIO line to be tri-stated for data
input. SLOAD low enables the internal counter to
increment on the rising edge of SCLK. The ad-
dress and data are clocked into the chip serially
on each rising edge of SCLK as shown above.
When both the 4 bits of address and the 12 bits of
the data have been clocked in, then the ad-
dressed register will be written to with the pro-
vided data. Setting SLOAD high will clear the in-
ternal logic and tri-state the SDIO line. This also
provides a way of safely aborting a write by sim-
ply forcing SLOAD high. NOTE: SLOAD must be
kept low during the entire duration of the 16 write
clocks.
D94IN095
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
INPUT
OUTPUT
SLOAD
R/W
tRWS
tSLS
SDIO
tRWD
DATA
INVALID
HiZ
tSCKD
Figure 6: Serial Read Timing Diagram
L6260
18/30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com