M58LR128KB datasheet(17/110 Pages) NUMONYX

17 / 110 page

M58LR128KT, M58LR128KB, M58LR256KT, M58LR256KB

Bus operations

17/111

3.5

Standby

Standby disables most of the internal circuitry allowing a substantial reduction of the current

consumption. The memory is in standby when Chip Enable and Reset are at VIH. The power

consumption is reduced to the standby level IDD3 and the outputs are set to high impedance,

independently from the Output Enable or Write Enable inputs. If Chip Enable switches to VIH

during a program or erase operation, the device enters standby mode when finished.

3.6

Reset

During reset mode the memory is deselected and the outputs are high impedance. The

memory is in reset mode when Reset is at VIL. The power consumption is reduced to the

reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If

Reset is pulled to VSS during a program or erase, this operation is aborted and the memory

content is no longer valid.

Table 4.

Bus operations(1)

X = ‘don't care’

Operation

WAIT(2)

WAIT signal polarity is configured using the Set Configuration Register command.

DQ15-DQ0

Bus read

VIL

VIH

VIL

(3)

L can be tied to VIH if the valid address has been previously latched.

VIH

Data output

Bus write

VIL

VIH

VIL

(3)

VIH

Data input

Address latch

VIL

XVIH

VIL

VIH

Data output or Hi-Z(4)

Depends on G.

Output disable

VIL

VIH

XVIH

Hi-Z

Standby

VIH

Hi-Z

Reset

VIL

Hi-Z

M58LR128KB Datenblatt(PDF) 17 Page - Numonyx B.V

M58LR128KB Datenblatt(HTML) 17 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL