STMPE811 datasheet(24/54 Pages) STMICROELECTRONICS

24 / 54 page

Interrupt system

STMPE811

24/54

GPIO_INT_EN

GPIO interrupt enable register

Address:

0x0C

Type:

R/W

Reset:

0x10

Description:

The interrupt status register monitors the status of the interruption from a particular

interrupt source to the host. Regardless of whether the IER bits are enabled, the ISR

bits are still updated. Writing '1' to this register clears the corresponding bits. Writing

'0' has no effect.

GPIO_INT_STA

GPIO interrupt status register

Address:

0x0D

Type:

R/W

Reset:

0x00

Description:

The GPIO interrupt status register monitors the status of the interruption from a

particular GPIO pin interrupt source to the host. Regardless of whether or not the

GPIO_STA bits are enabled, the GPIO_STA bits are still updated. The ISG[7:0] bits

are the interrupt status bits corresponding to the GPIO[7:0] pins. Writing '1' to this

7654

IEG[x]

[7:0] IEG[x]: Interrupt enable GPIO mask (where x = 7 to 0)

1: Writing ‘1’ to the IE[x] bit enables the interruption to the host

7654

ISG[x]

[7:0] ISG[x]: GPIO interrupt status (where x = 7 to 0)

Read:

Interrupt status of the GPIO[x]. Reading the register will clear any bits that have been set to '1'

Write:

Writing to this register has no effect

STMPE811 Datenblatt(PDF) 24 Page - STMicroelectronics