H8SXSLASH1663R datasheet(354/1504 Pages) RENESAS

Teilenummer	H8SX/1663R

Bauteilbeschribung	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

Hersteller	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

354 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 322 of 1468

REJ09B0412-0200

(1)

Fast-Page Mode Operation Timing

When access cycles to the SDRAM space are continued and the row addresses of the consecutive

two cycles are the same, a column address output cycle follows. The row address bits to be

compared are decided by bits MXC1 and MXC0 in DRAMCR.

A fast-page mode access is performed when the access data size exceeds the bus width of the

SDRAM and when consecutive accesses to the SDRAM are generated.

Figures 9.72 and 9.73 show longword access timing of the 16-bit bus SDRAM and word access

timing of the 8-bit bus SDRAM, respectively.

Precharge-sel

RAS

CAS

CKE

PALL

ACTV

WRIT

NOP

DQMLU

DQMLL

RD/

WRIT

Address bus

Row address

Column address 1

Column address 2

SDRAM

D7 to D0

D15 to D8

Row

address

High

Figure 9.72 Longword Write Timing in 16-Bit Access Space (BE = 1, RCDM = 0)

H8SX/1663R Datenblatt(PDF) 354 Page - Renesas Technology Corp