Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

H8SX/1663R Datenblatt(PDF) 381 Page - Renesas Technology Corp

Teilenummer H8SX/1663R
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 381 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 377Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 378Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 379Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 380Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 381Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 382Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 383Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 384Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 385Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 381 / 1504 page
background image
Section 9 Bus Controller (BSC)
Rev. 2.00 Sep. 24, 2008 Page 349 of 1468
REJ09B0412-0200
(1)
Consecutive Reads in Different Areas
If consecutive reads in different areas occur while bit IDLS1 in IDLCR is set to 1, idle cycles
specified by bits IDLCA1 and IDLCA0 when bit IDLSELn in IDLCR is cleared to 0, or bits
IDLCB1 and IDLCB0 when bit IDLSELn is set to 1 are inserted at the start of the second read
cycle (n = 0 to 7).
Figure 9.93 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle for ROM with a long output floating time, and bus cycle B is a read cycle for SRAM, each
being located in a different area. In (a), an idle cycle is not inserted, and a conflict occurs in bus
cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted,
and a data conflict is prevented.
Data hold
time is long.
Data conflict
Bus cycle A
Bus cycle B
(a) No idle cycle inserted
(IDLS1 = 0)
(b) Idle cycle inserted
B
φ
Address bus
CS (area A)
CS (area B)
RD
Data bus
T
1
T
2
T
3
T
1
T
2
Bus cycle A
Bus cycle B
T
1
T
2
T
3
T
1
T
i
T
2
(IDLS1 = 1, IDLSELn = 0, IDLCA1 = 0, IDLCA0 = 0)
Figure 9.93 Example of Idle Cycle Operation (Consecutive Reads in Different Areas)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com