H8SXSLASH1663R datasheet(543/1504 Pages) RENESAS

543 / 1504 page

Section 11 EXDMA Controller (EXDMAC)

Rev. 2.00 Sep. 24, 2008 Page 511 of 1468

REJ09B0412-0200

Figure 11.30 shows an example of block transfer mode transfer activated by the

EDREQ pin

falling edge.

EDREQ pin sampling is performed in each cycle starting at the next rise of Bφ after the end of the

DTE bit write cycle.

When a low level is sampled at the

EDREQ pin while acceptance of a transfer request via the

EDREQ pin is possible, the request is held within the EXDMAC. Then when activation is initiated

within the EXDMAC, the request is cleared, and

EDREQ pin high level sampling for edge sensing

is started. If

EDREQ pin high level sampling is completed by the end of the EXDMA write cycle,

acceptance resumes after the end of the write cycle, and

EDREQ pin low level sampling is

performed again. This sequence of operations is repeated until the end of the transfer.

Idle

Minimum 3 cycles

Transfer

source

Transfer

destination

Transfer

destination

Transfer

source

Read

Write

Read

Write

Bus release

EDREQ

Address bus

EXDMA

control

Channel

[1]

[2]

[3]

[4]

[5]

[6]

[7]

Acceptance resumed

[1] Acceptance after transfer enabling;

EDREQ pin low level is sampled at rise of Bφ, and request is held.

[2], [5] Request is cleared at end of next bus cycle, and activation is started in EXDMAC.

[3], [6] EXDMA cycle starts;

EDREQ pin high level sampling is started at rise of Bφ.

[4], [7] When

EDREQ pin high level has been sampled, acceptance is resumed after completion of write cycle.

(As in [1],

EDREQ pin low level is sampled at rise of Bf, and request is held.)

One block transfer

Request

Request clearance period

EXDMA

read

EXDMA

read

EXDMA

write

EXDMA

write

Figure 11.30 Example of Block Transfer Mode Transfer Activated

EDREQ Pin Falling Edge

H8SX/1663R Datenblatt(PDF) 543 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 543 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL