H8SXSLASH1663R datasheet(554/1504 Pages) RENESAS

554 / 1504 page

Section 11 EXDMA Controller (EXDMAC)

Rev. 2.00 Sep. 24, 2008 Page 522 of 1468

REJ09B0412-0200

Bus cycle

EDACK of

current channel

ETEND of

current channel

Transfer request of

another channel

EDREQ

Last transfer cycle

Bus release

EXDMAC single

transfer cycle

EXDMAC single

transfer cycle

EXDMAC single

transfer cycle

EXDMAC cycle of

another channel

Bus

release

Figure 11.42 Auto-Request/Normal Transfer Mode/Burst Mode

(Conflict with Another Channel/Single Address Mode)

EXDMA

Internal space

EXDMA

CPU

EXDMA

CPU

EXDMA

Bus cycle

CPU operation

External space

Figure 11.43 External Bus Master Cycle Steal Function (Auto-Request/Normal Transfer

Mode/Burst Mode with CPU Cycles/Single Address Mode/EBCCS = 1)

(3)

External Request/Normal Transfer Mode/Cycle Steal Mode

In external request mode, an EXDMA transfer cycle is started a minimum of three cycles after a

transfer request is accepted. The next transfer request is accepted after the end of a one-transfer-

unit EXDMA cycle. For external bus space CPU cycles, at least one bus cycle is generated before

the next EXDMA cycle.

If a transfer request is generated for another channel, an EXDMA cycle for the other channel is

generated before the next EXDMA cycle.

The

EDREQ pin sensing timing is different for low level sensing and falling edge sensing. The

same applies to transfer request acceptance and transfer start timing.

H8SX/1663R Datenblatt(PDF) 554 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 554 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL