H8SXSLASH1663M datasheet(462/1504 Pages) RENESAS

462 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 430 of 1468

REJ09B0412-0200

10.5.10

Bus Cycles in Dual Address Mode

(1)

Normal Transfer Mode (Cycle Stealing Mode)

In cycle stealing mode, the bus is released every time one transfer size of data (one byte, one

word, or one longword) is completed. One bus cycle or more by the CPU or DTC are executed in

the bus released cycles.

In figure 10.24, the

TEND signal output is enabled and data is transferred in words from the

external 16-bit 2-state access space to the external 16-bit 2-state access space in normal transfer

mode by cycle stealing.

DMA read

cycle

DMA write

cycle

Address bus

DMA read

cycle

DMA write

cycle

DMA read

cycle

DMA write

cycle

LHWR, LLWR

TEND

Bus

released

Bus

released

Bus

released

Bus

released

Last transfer cycle

Figure 10.24 Example of Transfer in Normal Transfer Mode by Cycle Stealing

In figures 10.25 and 10.26, the

TEND signal output is enabled and data is transferred in longwords

from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal transfer

mode by cycle stealing.

In figure 10.25, the transfer source (DSAR) is not aligned with a longword boundary and the

transfer destination (DDAR) is aligned with a longword boundary.

In figure 10.26, the transfer source (DSAR) is aligned with a longword boundary and the transfer

destination (DDAR) is not aligned with a longword boundary.

H8SX/1663M Datenblatt(PDF) 462 Page - Renesas Technology Corp

H8SX/1663M Datenblatt(HTML) 462 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL