Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

CDC921 Datenblatt(PDF) 11 Page - Texas Instruments

Teilenummer CDC921
Bauteilbeschribung  133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDC921 Datenblatt(HTML) 11 Page - Texas Instruments

Back Button CDC921 Datasheet HTML 7Page - Texas Instruments CDC921 Datasheet HTML 8Page - Texas Instruments CDC921 Datasheet HTML 9Page - Texas Instruments CDC921 Datasheet HTML 10Page - Texas Instruments CDC921 Datasheet HTML 11Page - Texas Instruments CDC921 Datasheet HTML 12Page - Texas Instruments CDC921 Datasheet HTML 13Page - Texas Instruments CDC921 Datasheet HTML 14Page - Texas Instruments CDC921 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 17 page
background image
CDC921
133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS
WITH 3-STATE OUTPUTS
SCAS623 –MAY 27, 1999
11
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
switching characteristics, VDD = 2.375 V to 2.625 V, TA = 0°C to 85°C (continued)
APIC
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ten1
Output enable time
SEL133/100
APIC
f(APIC) = 16.67 MHz
6
10
ns
tdis1
Output disable time
SEL133/100
APIC
f(APIC) = 16.67 MHz
8
10
ns
tc
APIC clock period†
f(APIC) = 16.67 MHz
60
60.24
60.6
ns
Cycle to cycle jitter
f(CPU) = 100 or 133 MHz
400
ps
Duty cycle
f(APIC) = 16.67 MHz
45
55
%
tsk(p)
APIC pulse skew
f(APIC) = 16.67 MHz
3
ns
t(off)
APIC clock to CPU clock offset,
rising edge
APIC
CPUx
–1.5
–4
ns
tw1
Pulse duration width, high
f(APIC) = 16.67 MHz
25.5
28
ns
tw2
Pulse duration width, low
f(APIC) = 16.67 MHz
25.3
29.2
ns
tr
Rise time
VO = 0.4 V to 2 V
0.4
1.6
2.1
ns
tf
Fall time
VO = 0.4 V to 2 V
0.4
1.2
1.7
ns
† The average over any 1-
µs period of time is greater than the minimum specified period.
switching characteristics, VDD = 3.135 V to 3.465 V, TA = 0°C to 85°C
3V66
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ten1
Output enable time
SEL133/100
3V66x
f(3V66) = 66 MHz
6
10
ns
tdis1
Output disable time
SEL133/100
3V66x
f(3V66) = 66 MHz
8
10
ns
tc
3V66 clock period†
f(3V66) = 66 MHz
15
15.06
15.3
ns
Cycle to cycle jitter
f(CPU) = 100 or 133 MHz
400
ps
Duty cycle
f(3V66) = 66 MHz
45
55
%
tsk(o)
3V66 bus skew
3V66x
3V66x
f(3V66) = 66 MHz
50
150
ps
tsk(p)
3V66 pulse skew
3V66n
3V66n
f(3V66) = 66 MHz
2.6
ns
t(off)
3V66 clock to CPU clock offset
3V66x
CPUx
0
–0.75
–1.5
ns
t(off)
3V66 clock to PCI clock offset, rising edge
1.2
2.1
3
ns
tw1
Pulse duration width, high
f(3V66) = 66 MHz
5.2
ns
tw2
Pulse duration width, low
f(3V66) = 66 MHz
5
ns
tr
Rise time
VO = 0.4 V to 2 V
0.5
1.5
2
ns
tf
Fall time
VO = 0.4 V to 2 V
0.5
1.5
2
ns
† The average over any 1-
µs period of time is greater than the minimum specified period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com