STM8L101F2P3ATR datasheet(49/77 Pages) STMICROELECTRONICS

49 / 77 page

STM8L101xx

Electrical parameters

Doc ID 15275 Rev 7

49/77

9.3.6

I/O port pin characteristics

General characteristics

Subject to general operating conditions for VDD and TA unless otherwise specified. All

unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or

an external pull-up or pull-down resistor.

Table 26.

I/O static characteristics (1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level voltage(2)

Standard I/Os

VSS-0.3

0.3 x VDD

True open drain I/Os

VSS-0.3

0.3 x VDD

VIH

Input high level voltage (2)

Standard I/Os

0.70 x VDD

-VDD+0.3

True open drain I/Os

0.70 x VDD

-5.25

Vhys

Schmitt trigger voltage hysteresis (3)

Standard I/Os

200

True open drain I/Os

250

Ilkg

Input leakage current (4)

VSS≤VIN≤VDD

Standard I/Os

50 (5)

VSS≤VIN≤VDD

True open drain I/Os

200(5)

VSS≤VIN≤VDD

PA0 with high sink LED

driver capability

200(5)

RPU

Weak pull-up equivalent resistor(6)

VIN=VSS

CIO

(7)

I/O pin capacitance

VDD = 3.0 V, TA = -40 to 85 °C unless otherwise specified.

Data based on characterization results, not tested in production.

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

The max. value may be exceeded if negative current is injected on adjacent pins.

Not tested in production.

RPU pull-up equivalent resistor based on a resistive transistor (corresponding IPU current characteristics described in

Figure 22).

Data guaranteed by Design, not tested in production.

STM8L101F2P3ATR Datenblatt(PDF) 49 Page - STMicroelectronics

STM8L101F2P3ATR Datenblatt(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datenblatt Download

Link URL