Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD6657EBZ Datenblatt(PDF) 7 Page - Analog Devices

Teilenummer AD6657EBZ
Bauteilbeschribung  Quad IF Receiver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6657EBZ Datenblatt(HTML) 7 Page - Analog Devices

Back Button AD6657EBZ Datasheet HTML 3Page - Analog Devices AD6657EBZ Datasheet HTML 4Page - Analog Devices AD6657EBZ Datasheet HTML 5Page - Analog Devices AD6657EBZ Datasheet HTML 6Page - Analog Devices AD6657EBZ Datasheet HTML 7Page - Analog Devices AD6657EBZ Datasheet HTML 8Page - Analog Devices AD6657EBZ Datasheet HTML 9Page - Analog Devices AD6657EBZ Datasheet HTML 10Page - Analog Devices AD6657EBZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
AD6657
Rev. 0 | Page 7 of 32
Parameter
Temperature
Min
Typ
Max
Unit
Input Resistance
Full
26
Input Capacitance
Full
2
pF
LOGIC INPUT (PDWN)2
High Level Input Voltage
Full
1.22
2.1
V
Low Level Input Voltage
Full
0
0.6
V
High Level Input Current
Full
−90
−134
μA
Low Level Input Current
Full
−10
+10
μA
Input Resistance
Full
26
Input Capacitance
Full
5
pF
DIGITAL OUTPUTS (LVDS)
Differential Output Voltage (VOD)
Full
247
454
mV
Output Offset Voltage (VOS)
Full
1.125
1.375
V
1 Pull up.
2 Pull down.
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, fS = 185 MSPS, 1.75 V p-p differential input, VIN = −1.0 dBFS differential input, and default SPI, unless
otherwise noted.
Table 4.
Parameter
Temperature
Min
Typ
Max
Unit
CLOCK INPUT PARAMETERS
Input Clock Rate
Full
625
MHz
Conversion Rate1
Full
40
185
200
MSPS
CLK Pulse Width High (tCH)
Full
2.7
ns
Aperture Delay (tA)
Full
1.3
ns
Aperture Uncertainty (Jitter, tJ)
Full
0.13
ps rms
DATA OUTPUT PARAMETERS
Data Propagation Delay (tPD)
Full
3.0
4.35
5.7
ns
DCO Propagation Delay (tDCO)
Full
3.2
4.55
5.9
ns
DCO to Data Skew (tSKEW)
Full
−0.4
−0.2
0
ns
Pipeline Delay (Latency)
Full
9
Cycles
With NSR Enabled
Full
12
Cycles
Wake-Up Time2
Full
1.2
μs
OUT-OF-RANGE RECOVERY TIME
Full
2
Cycles
1 Conversion rate is the clock rate after the divider.
2 Wake-up time is dependent on the value of the decoupling capacitors.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com