STA015 datasheet(50/56 Pages) STMICROELECTRONICS

50 / 56 page

Obsolete

Product(s)

- Obsolete

Product(s)

STA015

50/56

Table 6.

PLL Configuration Sequence For

14.31818MHz Input Clock

512 Oversapling Rathio

Table 7.

PLL Configuration Sequence For

14.7456MHz Input Clock

256 Oversapling Rathio

Table 8.

PLL Configuration Sequence For

14.7456MHz Input Clock

384 Oversapling Rathio

Table 9.

PLL Configuration Sequence For

14.7456MHz Input Clock

512 Oversapling Rathio

ADDRESS

NAME

VALUE

reserved

MFSDF (x)

MFSDF-441

101

PLLFRAC-H

PLLFRAC-441-H

157

100

PLLFRAC-L

211

PLLFRAC-441-L

157

PLLCTRL

161

ADDRESS

NAME

VALUE

reserved

MFSDF (x)

MFSDF-441

101

PLLFRAC-H

PLLFRAC-441-H

100

PLLFRAC-L

PLLFRAC-441-L

PLLCTRL

161

ADDRESS

NAME

VALUE

reserved

MFSDF (x)

MFSDF-441

101

PLLFRAC-H

PLLFRAC-441-H

124

100

PLLFRAC-L

PLLFRAC-441-L

PLLCTRL

161

ADDRESS

NAME

VALUE

reserved

MFSDF (x)

MFSDF-441

101

PLLFRAC-H

PLLFRAC-441-H

184

100

PLLFRAC-L

PLLFRAC-441-L

PLLCTRL

161

STA015 Datenblatt(PDF) 50 Page - STMicroelectronics

STA015 Datenblatt(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datenblatt Download

Link URL