ST6285B datasheet(70/78 Pages) STMICROELECTRONICS

70 / 78 page

Obsolete

Product(s)

- Obsolete

Product(s)

70/78

ST62T85B/E85B

6.6 TIMER CHARACTERISTICS

(TA = -40 to +85°C unless otherwise specified)

Note*: When available.

6.7 SPI CHARACTERISTICS

(TA = -40 to +85°C unless otherwise specified)

6.8 LCD ELECTRICAL CHARACTERISTICS

(TA = -40 to +85°C unless otherwise specified)

Notes:

1. The DC offset refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for

every voltage level.

2. An external resistor network is required when VLCD is lower then 4.5V.

Symbol

Parameter

Test Conditions

Value

Unit

Min.

Typ.

Max.

fIN

Input Frequency on TIMER Pin*

MHz

Pulse Width at TIMER Pin*

VDD = 3.0V

VDD >4.5V

125

µs

fINT

----------

Symbol

Parameter

Test Conditions

Value

Unit

Min.

Typ.

Max.

FCL

Clock Frequency

Applied on Scl

MHz

tSU

Set-up Time

Applied on Sin

Hold Time

Applied onSin

100

Symbol

Parameter

Test Conditions

Value

Unit

Min.

Typ.

Max.

Vos

DC Offset Voltage

VLCD = Vdd, no load

VOH

COM High Level, Output Voltage

SEG High Level, Output Voltage

I=100µA, VLCD=5V

I=50µA, VLCD=5V

4.5

VOL

COM Low Level, Output Voltage

SEG Low Level, Output Voltage

I=100µA, VLCD=5V

I=50µA, VLCD=5V

0.5

VLCD

Display Voltage

See Note 2

VDD -0.2

ST6285B Datenblatt(PDF) 70 Page - STMicroelectronics

ST6285B Datenblatt(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datenblatt Download

Link URL