DM9620 datasheet(39/71 Pages) DAVICOM

39 / 71 page

DM9620

USB2.0 to Fast Ethernet Controller

Preliminary

Version: DM9620 -15-DS-P02

February 20, 2012

6.12 (Specified config) Register – 14H

Bit

Bit Name

Default

Description

TSTSE1

0,RW

Vendor test select control

TSTSE2

0,RW

Vendor test select control

FORCE_TXSD

0,RW

Force Signal Detect

1: force SD signal OK in 100M

0: normal SD signal.

FORCE_FEF

0,RW

Vendor test select control

PREAMBLEX

1,RW

Preamble Saving Control

0: when bit 10 is set, the 10BASE-T transmit preamble count is

reduced. When bit 11 of register 1DH is set, 12-bit preamble is

reduced; otherwise 22-bit preamble is reduced.

1: transmit preamble bit count is normal in 10BASE-T mode

TX10M_PWR

1,RW

10BASE-T mode Transmit Power Saving Control

1: enable transmit power saving in 10BASE-T mode

0: disable transmit power saving in 10BASE-T mode

NWAY_PWR

0,RW

Auto-negotiation Power Saving Control

1: disable power saving during auto-negotiation period

0: enable power saving during auto-negotiation period

Reserved

0, RW

Reserved

MDIX_CNTL

MDI/MDIX,RO The polarity of MDI/MDIX value

1: MDIX mode

0: MDI mode

AutoNeg_lpbk

0,RW

Auto-negotiation Loop-back

1: test internal digital auto-negotiation Loop-back

0: normal.

Mdix_fix Value

0, RW

MDIX_CNTL force value:

When Mdix_down = 1, MDIX_CNTL value depend on the register

value.

Mdix_down

0,RW

HP Auto-MDIX Down

Manual force MDI/MDIX.

1: Disable HP Auto-MDIX , MDIX_CNTL value depend on Bit5

0: Enable HP Auto-MDIX

MonSel1

0,RW

Vendor monitor select

MonSel0

0,RW

Vendor monitor select

Reserved

0,RW

Reserved

DM9620 Datenblatt(PDF) 39 Page - Davicom Semiconductor, Inc.

DM9620 Datenblatt(HTML) 39 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datenblatt Download

Link URL