Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPEAR320-2 Datenblatt(PDF) 16 Page - STMicroelectronics

Teilenummer SPEAR320-2
Bauteilbeschribung  Embedded MPU with ARM926 core, optimized for factory automation and consumer applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR320-2 Datenblatt(HTML) 16 Page - STMicroelectronics

Back Button SPEAR320-2 Datasheet HTML 12Page - STMicroelectronics SPEAR320-2 Datasheet HTML 13Page - STMicroelectronics SPEAR320-2 Datasheet HTML 14Page - STMicroelectronics SPEAR320-2 Datasheet HTML 15Page - STMicroelectronics SPEAR320-2 Datasheet HTML 16Page - STMicroelectronics SPEAR320-2 Datasheet HTML 17Page - STMicroelectronics SPEAR320-2 Datasheet HTML 18Page - STMicroelectronics SPEAR320-2 Datasheet HTML 19Page - STMicroelectronics SPEAR320-2 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 73 page
background image
Architecture overview
SPEAr320
16/73
Doc ID 16755 Rev 5
3.9.1
MII0 Ethernet controller
Main features:
Supports the default Media Independent Interface (MII) defined in the IEEE 802.3
specifications.
Supports 10/100 Mbps data transfer rates
Local FIFO available (4 Kbyte RX, 2 Kbyte TX)
Supports both half-duplex and full-duplex operation. In half-duplex operation,
CSMA/CD protocol is provided
Programmable frame length to support both standard and jumbo Ethernet frames with
size up to 16 Kbytes
32/64/128-bit data transfer interface on system-side.
A variety of flexible address filtering modes are supported
A set of control and status registers (CSRs) to control GMAC core operation
Native DMA with single-channel transmit and receive engines, providing 32/64/128-bit
data transfers
DMA implements dual-buffer (ring) or linked-list (chained) descriptor chaining
An AHB slave acting as programming interface to access all CSRs, for both DMA and
GMAC core subsystems
An AHB master for data transfer to system memory
32-bit AHB master bus width, supporting 32, 64, and 128-bit wide data transactions
It supports both big-endian and little-endian.
3.9.2
SMII0/SMII1/MII1 Ethernet controllers
The two Ethernet controllers called SMII0 and SMII1/MII1 each have dedicated TX/RX
signals while synchronization and clock signals are common for PHY connection.
Each of the two ports provides the following features:
Compatible with IEEE Standard 802.3
10 and 100 Mbit/s operation
Full and half duplex operation
Statistics counter registers for RMON/MIB
Interrupt generation to signal receive and transmit completion
Automatic pad and CRC generation on transmitted frames
Automatic discard of frames received with errors
Address checking logic supports up to four specific 48-bit addresses
Supports promiscuous mode where all valid received frames are copied to memory



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com