AD9912ASLASHPCBZ datasheet(37/40 Pages) AD

37 / 40 page

AD9912

Rev. F | Page 37 of 40

DOUBLER AND OUTPUT DRIVERS (REGISTER 0x0200 TO REGISTER 0x0201)

Table 32.

Bits

Bit Name

Description

OPOL

Output polarity. Setting this bit inverts the HSTL driver output polarity.

[3:2]

Reserved

Reserved.

[1:0]

HSTL output doubler

HSTL output doubler.

01 = doubler disabled.

10 = doubler enabled. When using doubler, Bit 5 in Register 0x0010 must also be set to 1.

Table 33.

Bits

Bit Name

Description

CMOS mux

This bit allows the user to select whether the CMOS driver output is divided by the S-divider.

0 = S-divider input sent to CMOS driver.

1 = S-divider output sent to CMOS driver. See Figure 39.

CALIBRATION (USER-ACCESSIBLE TRIM) (REGISTER 0x0400 TO REGISTER 0x0410)

Table 34.

Bits

Bit Name

Description

[7:0]

DAC full-scale current

DAC full-scale current, Bits[7:0]. See the Digital-to-Analog (DAC) Output section.

Table 35.

Bits

Bit Name

Description

[9:8]

DAC full-scale current

DAC full-scale current, Bits[9:8]. See Register 0x040B.

HARMONIC SPUR REDUCTION (REGISTER 0x0500 TO REGISTER 0x0509)

See the Harmonic Spur Reduction section.

Table 36.

Bits

Bit Name

Description

HSR-A enable

Harmonic Spur Reduction A enable.

Amplitude gain × 2

Setting this bit doubles the gain of the cancelling circuit and also doubles the minimum step size.

[5:4]

Reserved

Reserved.

[3:0]

Spur A harmonic

Spur A Harmonic 1 to Spur A Harmonic 15. Allows user to choose which harmonic to eliminate.

Table 37.

Bits

Bit Name

Description

[7:0]

Spur A magnitude

Linear multiplier for Spur A magnitude.

AD9912A/PCBZ Datenblatt(PDF) 37 Page - Analog Devices

AD9912A/PCBZ Datenblatt(HTML) 37 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datenblatt Download

Link URL