PIC12F510 datasheet(17/124 Pages) MICROCHIP

17 / 124 page

DS41268D-page 15

PIC12F510/16F506

4.0

MEMORY ORGANIZATION

The PIC12F510/16F506 memories are organized into

program memory and data memory. For devices with

more than 512 bytes of program memory, a paging

scheme is used. Program memory pages are accessed

using STATUS register bit PA0. For the PIC12F510 and

PIC16F506, with data memory register files of more

than 32 registers, a banking scheme is used. Data

memory banks are accessed using the File Select

4.1

Program Memory Organization for

the PIC12F510/16F506

The PIC12F510/16F506 devices have a 10-bit

Program Counter (PC) capable of addressing a 2K x 12

program memory space.

Only the first 1K x 12 (0000h-03FFh) are physically

implemented (see Figure 4-1). Accessing a location

above these boundaries will cause a wraparound

within the 1K x 12 space. The effective Reset vector

is a 0000h (see Figure 4-1). Location 03FFh contains

the internal clock oscillator calibration value. This

value should never be overwritten.

FIGURE 4-1:

PROGRAM MEMORY MAP

AND STACK FOR THE

PIC12F510/16F506

CALL

, RETLW

PC<11:0>

Stack Level 1

Stack Level 2

0000h

7FFh

01FFh

0200h

On-chip Program

Memory

Reset Vector(1)

Note 1:

Address 0000h becomes the effective

Reset vector. Location 03FFh contains

the MOVLW XX internal oscillator

calibration value.

512 Word

1024 Word

03FFh

0400h

On-chip Program

Memory

PIC12F510 Datenblatt(PDF) 17 Page - Microchip Technology

PIC12F510 Datenblatt(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL