EV1380 Datasheet Rev A

©Enpirion 2010 all rights reserved, E&OE

2

www.enpirion.com

Ordering Information

Pin Assignments (Top View)

Part Number

Temp Rating

(°C)

Package

EV1380QI

-40 to +85

68-pin QFN T&R

EV1380QI-E

QFN Evaluation Board

Figure 3: Pin Out Diagram (Top View)

NOTE: NC pins are not to be electrically connected to each other

or to any external signal, ground, or voltage. However, they must

be soldered to the PCB. Failure to follow this guideline may result

in part malfunction or damage.

Pin Description

PIN

NAME

FUNCTION

1-15, 25,

46-47,

64-68

NC

NO CONNECT: These pins must be soldered to PCB but not be electrically connected

to each other or to any external signal, voltage, or ground. These pins may be

connected internally. Failure to follow this guideline may result in device damage.

16-24

VOUT

Regulated converter output. Connect to the load, and place output filter capacitor(s)

between these pins and PGND pins 28-31.

26-27

SW

These pins are internally connected to the common switching node of the internal

MOSFETs. The anode of a schottky diode needs to be connected to these pins. The

cathode of the diode needs to be connected to VDDQ.

28-34

PGND

Input/Output power ground. Connect these pins to the ground electrode of the input

and output filter capacitors. See VOUT and PVIN descriptions for more details.

35-43

VDDQ

In DDR applications the input to this pin is the DDR core voltage. This is the input

power supply to the power train which will be divided by two to create an output

voltage that tracks with the input voltage applied to this pin. Place input filter

capacitor(s) between these pins and PGND pins 32-34.

44

AGND2

Ground for the gate driver supply. Connect to the ground plane with a via.

45, 52

AVIN2,

AVIN1

Analog input voltage for the controller circuits. Each of these pins needs to be

separately connected to the 3.3V input supply. Decouple with a capacitor to AGND1.

48

S_IN

Digital Input. Depending on the M/S pin, this pin accepts either an input clock to phase

lock the internal switching frequency or a S_OUT signal from another Enpirion device.

Leave this pin floating if it is not used.