Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LTC1277CS Datenblatt(PDF) 5 Page - Linear Technology

Teilenummer LTC1277CS
Bauteilbeschribung  12-Bit, 10mW, 100ksps ADCs with 1uA Shutdown
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1277CS Datenblatt(HTML) 5 Page - Linear Technology

  LTC1277CS Datasheet HTML 1Page - Linear Technology LTC1277CS Datasheet HTML 2Page - Linear Technology LTC1277CS Datasheet HTML 3Page - Linear Technology LTC1277CS Datasheet HTML 4Page - Linear Technology LTC1277CS Datasheet HTML 5Page - Linear Technology LTC1277CS Datasheet HTML 6Page - Linear Technology LTC1277CS Datasheet HTML 7Page - Linear Technology LTC1277CS Datasheet HTML 8Page - Linear Technology LTC1277CS Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
5
LTC1274/LTC1277
(Note 5) See Figures 13 to 17.
TI I G CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
t16
HBEN
↓ to Low Byte Data Valid
CL = 100pF (LTC1277 Only)
q
45
100
ns
t17
HBEN
↑ to RD↓ Setup Time
(Note 10) (LTC1277 Only)
q
10
ns
t18
RD
↑ to HBEN↓ Setup Time
(Note 10) (LTC1277 Only)
q
10
ns
The q denotes specifications which apply over the full operating
temperature range; all other limits and typicals TA = 25°C.
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND and
AGND wired together and VLOGIC is tied to VDD in LTC1277 (unless
otherwise noted).
Note 3: When these pin voltages are taken below VSS (ground for unipolar
mode) or above VDD, they will be clamped by internal diodes. This product
can handle input currents greater than 60mA below VSS (ground for
unipolar mode) or above VDD without latch-up.
Note 4: When these pin voltages are taken below VSS (ground for unipolar
mode), they will be clamped by internal diodes. This product can handle
input currents greater than 60mA below VSS (ground for unipolar mode)
without latch-up. These pins are not clamped to VDD.
Note 5: VDD = 5V (VSS = – 5V for bipolar mode), VLOGIC = VDD (LTC1277),
fSAMPLE = 100ksps, tr = tf = 5ns unless otherwise specified.
Note 6: Linearity, offset and full-scale specifications apply for unipolar and
bipolar modes.
Note 7: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8: For LTC1274, bipolar offset is the offset voltage measured from
– 0.5LSB when the output code flickers between 0000 0000 0000 and
1111 1111 1111. For LTC1277, bipolar offset voltage is measured from
– 0.5LSB when the output code flickers between 0111 1111 1111 and
1000 0000 0000.
Note 9: The AC tests apply to bipolar mode only and the S/(N + D) is 71dB
(typ) for unipolar mode at 100kHz input frequency.
Note 10: Guaranteed by design, not subject to test.
Note 11: Recommended operating conditions.
Note 12: AIN must not exceed VDD or fall below VSS by more than 50mV to
specified accuracy.
Note 13: The falling CONVST edge starts a conversion. If CONVST returns
high at a bit decision point during the conversion it can create small
errors. For best performance ensure that CONVST returns high either
within 400ns after conversion start (i.e., before the first bit decision) or
after BUSY rises (i.e., after the last bit test). See timing diagrams Modes
1a and 1b (Figures 13, 14).
TYPICAL PERFORMANCE CHARACTERISTICS
Integral Nonlinearity vs
Output Code
OUTPUT CODE
0
–1.00
–0.50
0
0.50
1.00
512 1024 1536 2048
LT1274/77 • TPC01
2560 3072 3584 4096
fSAMPLE = 100kHz
INPUT FREQUENCY (Hz)
10k
12
11
10
9
8
7
6
5
4
3
2
1
0
74
68
62
56
50
100k
1M
2M
LTC1274/77 • TPC03
fSAMPLE = 100kHz
NYQUIST
FREQUENCY
OUTPUT CODE
0
–1.00
–0.50
0
0.50
1.00
512 1024 1536 2048
LT1274/77 • TPC02
2560 3072 3584 4096
fSAMPLE = 100kHz
Differential Nonlinearity vs
Output Code
ENOBs and S/(N + D) vs
Input Frequency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com