R1

I

CTRL

C

6

LP5560

SNVS873D – AUGUST 2012 – REVISED JUNE 2016

www.ti.com

Product Folder Links: LP5560

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated

(1)

Specified by design.

(2)

Minimum and Maximum limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the

most likely norm.

(3)

All CTRL signal high times between calibration pulse and training end are considered as training pulse on times.

(4)

All CTRL signal low times between calibration pulse and training end are considered as training pulse off times.

6.6 Single-Wire Interface Timing Requirements

See

MIN

MAX

UNIT

Command pulse on time

15

µs

Command pulse off time

30

µs

200

µs

200

µs

Calibration pulse length

0.35

8

ms

Command entering period

500

µs

Command entering period + Blank period

1500

µs

Figure 1. Interface Timing