LSM6DS0 datasheet(15/59 Pages) STMICROELECTRONICS

15 / 59 page

DocID025604 Rev 3

15/59

LSM6DS0

Module specifications

2.4.2

I2C - inter-IC control interface

Subject to general operating conditions for Vdd and Top.

Figure 4. I2C slave timing diagram

Note:

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

Table 7. I2C slave timing values

Symbol

Parameter

I2C Standard mode(1)

I2C Fast mode (1)

Unit

Min

Max

Min

Max

f(SCL)

SCL clock frequency

100

400

kHz

tw(SCLL)

SCL clock low time

4.7

1.3

μs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

3.45

0.9

μs

th(ST)

START condition hold time

0.6

μs

tsu(SR)

Repeated START condition

setup time

4.7

0.6

tsu(SP)

STOP condition setup time

0.6

tw(SP:SR)

Bus free time between STOP

and START condition

4.7

1.3

1. Data based on standard I2C protocol requirement, not tested in production.

SDA

SCL

tsu(SP)

tw(SCLL)

tsu(SDA)

tsu(SR)

th(ST)

tw(SCLH)

th(SDA)

tw(SP:SR)

START

REPEATED

START

STOP

START

LSM6DS0 Datenblatt(PDF) 15 Page - STMicroelectronics

LSM6DS0 Datenblatt(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datenblatt Download

Link URL