STM32F732ICK6 datasheet(22/122 Pages) STMICROELECTRONICS

22 / 122 page

Functional overview

STM32F732xx STM32F733xx

22/122

DocID028480 Rev 1

2.13

Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option

bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF

which includes:

•

All Flash address space mapped on ITCM or AXIM interface

•

All RAM address space: ITCM, DTCM RAMs and SRAMs mapped on AXIM interface

•

The System memory bootloader

The boot loader is located in system memory. It is used to reprogram the Flash memory

through a serial interface.

2.14

Power supply schemes

•

VDD = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when

enabled), provided externally through VDD pins.

•

VSSA, VDDA = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset

blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.

•

VBAT = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and

backup registers (through power switch) when VDD is not present.

Note:

The VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to

Section 2.15.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode

versus device operating mode to identify the packages supporting this option.

•

The VDDSDMMC can be connected either to VDD or an external independent power

supply (1.8 to 3.6V) for the SDMMC2 pins (clock, command, and 4-bit data). For

example, when the device is powered at 1.8V, an independent power supply 2.7V can

be connected to VDDSDMMC.When the VDDSDMMC is connected to a separated power

supply, it is independent from VDD or VDDA but it must be the last supply to be provided

and the first to disappear. The following conditions VDDSDMMC must be respected:

–

During the power-on phase (VDD < VDD_MIN), VDDSDMMC should be always lower

than VDD

–

During the power-down phase (VDD < VDD_MIN), VDDSDMMC should be always

lower than VDD

–The VDDSDMMC rising and falling time rate specifications must be respected (see

Table 20 and Table 21)

–

In the operating mode phase, VDDSDMMC could be lower or higher than VDD:

All associated GPIOs powered by VDDSDMMC are operating between

VDDSDMMC_MIN and VDDSDMMC_MAX.

•

The VDDUSB can be connected either to VDD or an external independent power supply

(3.0 to 3.6V) for USB transceivers (refer to Figure 7 and Figure 8). For example, when

the device is powered at 1.8V, an independent power supply 3.3V can be connected to

the VDDUSB. When the VDDUSB is connected to a separated power supply, it is

independent from VDD or VDDA but it must be the last supply to be provided and the first

to disappear. The following conditions VDDUSB must be respected:

–

During the power-on phase (VDD < VDD_MIN), VDDUSB should be always lower

than VDD

–

During the power-down phase (VDD < VDD_MIN), VDDUSB should be always lower

STM32F732ICK6 Datenblatt(PDF) 22 Page - STMicroelectronics

STM32F732ICK6 Datenblatt(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL