Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADF41513 Datenblatt(PDF) 26 Page - Analog Devices

Teilenummer ADF41513
Bauteilbeschribung  Integer N/Fractional-N, PLL Synthesizer
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF41513 Datenblatt(HTML) 26 Page - Analog Devices

Back Button ADF41513 Datasheet HTML 22Page - Analog Devices ADF41513 Datasheet HTML 23Page - Analog Devices ADF41513 Datasheet HTML 24Page - Analog Devices ADF41513 Datasheet HTML 25Page - Analog Devices ADF41513 Datasheet HTML 26Page - Analog Devices ADF41513 Datasheet HTML 27Page - Analog Devices ADF41513 Datasheet HTML 28Page - Analog Devices ADF41513 Datasheet HTML 29Page - Analog Devices ADF41513 Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 33 page
background image
ADF41513
Preliminary Technical Data
Rev. PrL | Page 26 of 33
REGISTER 7 (R7) MAP
Lock Detector Count (LD COUNT)
Initial value of the lock detect counter. See operation of the lock
detector in the Lock Detector section for more information.
Lock Detect Clock Select (LD CLK SEL)
The lock detector checks for lock on every phase comparison
cycle when LD CLK SEL = 1. Otherwise, the lock detector
checks for lock on every 32nd cycle. Use LD CLK SEL = 1 to
speed up declaration of lock at the cost of reduced lock
indication stability during frequency changes.
SDM to N Divider Timing Adjustment (N Delay)
This control adjusts the timing between the SDM output and
the N divider. Set these bits to 0b01.
Prescaler Bias (PS BIAS)
Set these bits to 0b10.
CLK Divider Mode
Setting Register 7, Bits[19:18] = 0b10 enables phase resync. See
the Phase Resync section for more information.
When not using phase resync, set Register 7, Bits[19:18] = 0b00.
CLK2 Divider Value
Register 7, Bits[17:6] control the CLK2 divider value. This
controls the timing of the phase resync pulse. See the Phase
Resync section for more information.
CLOCK 2 REGISTER (R7)
12-BIT CLK2 DIVIDER VALUE
0
CN3
CN2 CN1 LD1
0
0
ND2
ND1
PB2 PB1
C2
C1
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
CLK
DIV
MODE
CONTROL
BITS
DB17 DB16 ...
DB7 DB6
0
0
0
0
.
.
.
1
1
1
1
0
0
0
0
.
.
.
1
1
1
1
...
...
...
...
...
...
...
...
...
...
...
0
0
1
1
.
.
.
0
0
1
1
0
1
0
1
.
.
.
0
1
0
1
0
1
2
3
.
.
.
4,092
4,093
4,094
4,095
CLK2 DIVIDER VALUE
C2
CLK DIV MODE
0
CLK DIVIDER OFF
1
C1
0
1
RESERVED
1
0
PHASE RESYNC
0
1
RESERVED
0
0
0
CN2
LOCK DETECTOR COUNT
0
1
CN1
0
1
1
0
0
1
CN3
0
0
0
0
0
1
0
1
1
0
0
1
1
1
1
1
2
4
8
16
32
64
128
256
LOCK DETECTOR CLOCK SELECT
fPFD ÷ 32
LD1
0
1
fPFD
PS BIAS
N DELAY
PB2
PRESCALER BIAS
0
RESERVED
1
PB1
0
1
RESERVED
1
0
RESERVED
0
1
PROGRAM THIS VALUE
ND2
SDM TO N DELAY
0
RESERVED
1
ND1
0
1
RESERVED
1
0
RESERVED
0
1
PROGRAM THIS VALUE
DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9
DB8
DB7 DB6
DB5 DB4
DB3 DB2
DB1 DB0
C3(1)
C4(0)
C2(1) C1(1)
Figure 28. Register 7 (R7) Map



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com