| Datenblatt-Suchmaschine für elektronische Bauteile |
|
5CSXFC6D6F31C8N Datenblatt(PDF) 55 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
5CSXFC6D6F31C8N Datenblatt(HTML) 55 Page - Intel Corporation |
|
55 / 93 page ![]() Figure 7. SPI Master Timing Diagram SPI_SS SPI_CLK (scpol = 0) SPI_MOSI (scph = 1) SPI_MISO (scph = 1) T dssfrst SPI_CLK (scpol = 1) SPI_MOSI (scph = 0) SPI_MISO (scph = 0) T dio T dio T dsslst T su T h T su T h Table 45. SPI Slave Timing Requirements for Cyclone V Devices The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode. Symbol Description Min Max Unit Tclk CLK clock period 20 — ns Ts MOSI Setup time 5 — ns Th MOSI Hold time 5 — ns Tsuss Setup time SPI_SS valid before first clock edge 8 — ns Thss Hold time SPI_SS valid after last clock edge 8 — ns Td MISO output delay — 6 ns Cyclone V Device Datasheet CV-51002 | 2019.01.25 Send Feedback Cyclone V Device Datasheet 55 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |