AT21CS01 datasheet(17/47 Pages) MICROCHIP

17 / 47 page

Figure 3-7. Logic 1 Data Output Bit Frame Waveform

AT21CS01 [DATASHEET]

Atmel-8903A-SEEPROM-AT21CS01-Datasheet_082015

3.1.3.4 Data Output Bit Frame

A data output Bit Frame is used when the Master is to receive communication back from the AT21CS01. Data

output Bit Frames are used when reading any data out as well as any ACK or NACK responses from the device.

Just as in the input Bit Frame, the Master initiates the sequence by driving the SI/O line below the VIL threshold

which engages the AT21CS01’s internal timing generation circuit.

Within the output Bit Frame is the critical timing parameter tRD, which is defined as the amount of time the

Master must continue to drive the SI/O line low after crossing the below VIL threshold to request a data bit back

from the AT21CS01. Once the tRD duration has expired, the Master must release the SI/O line.

If the AT21CS01 is responding with a Logic 0 (for either a

‘0’ data bit or an ACK response), it will begin to pull

the SI/O line low concurrently during the tRD window and continue to hold it low for a duration of tHLD0, after

which it will release the line to be pulled back up to VPUP (see Figure 3-6). Thus, when the Master samples SI/O

within the tMRS window, it will see a voltage less than VIL and decode this event as a Logic 0. By definition, the

tHLD0 time is longer than the tMRS time and therefore the Master is guaranteed to sample while the AT21CS01 is

still driving the SI/O line low.

Figure 3-6.

Logic 0 Data Output Bit Frame Waveform

If the AT21CS01 intends to respond with a Logic 1 (for either a

‘1’ data bit or a NACK response), it will not drive

the SI/O line low at all. Once the Master releases the SI/O line after the maximum tRD has elapsed, the line will

be pulled up to VPUP. Thus when the Master samples the SI/O line within the tMRS window, it will detect a voltage

greater than VIH and decode this event as a Logic 1.

The data output Bit Frame is shown in greater detail below in Figure 3-7.

Figure 3-7.

Logic 1 Data Output Bit Frame Waveform

SI/O

VIL

VIH

tBIT

MASTER

PULL-UP RESISTOR

tMRS

tRCV

AT21CS01

Master

Sampling

Window

tRD

tHLD0

tPUP

SI/O

VIL

VIH

tBIT

MASTER

PULL-UP RESISTOR

tMRS

AT21CS01

Master

Sampling

Window

tRD

tPUP

Note: AT21CS01 will not drive the SI/O line during a Logic 1 output Bit Frame.

AT21CS01/AT21CS11

Datasheet

DS20005857A-page 17

AT21CS01 Datenblatt(PDF) 17 Page - Microchip Technology

AT21CS01 Datenblatt(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datenblatt Download

Link URL