AD9517-2ASLASHPCBZ datasheet(42/80 Pages) AD

42 / 80 page

AD9517-2

Data Sheet

Rev. F | Page 42 of 80

To connect the LVPECL outputs directly to the internal VCO

or CLK, the VCO divider must be selected as the source to the

distribution section, even if no channel uses it.

Either the internal VCO or the CLK can be selected as the

source for the direct-to-output routing.

Table 31. Settings for Routing VCO Divider Input Directly

to LVPECL Outputs

Selection

0x1E1[1:0] = 00b

CLK is the source; VCO divider selected

0x1E1[1:0] = 10b

VCO is the source; VCO divider selected

0x192[1] = 1b

Direct to OUT0 and OUT1 outputs

0x198[1] = 1b

Direct to OUT2 and OUT3 outputs

Clock Frequency Division

The total frequency division is a combination of the VCO

divider (when used) and the channel divider. When the VCO

divider is used, the total division from the VCO or CLK to the

output is the product of the VCO divider (2, 3, 4, 5, and 6) and

the division of the channel divider. Table 32 and Table 33

indicate how the frequency division for a channel is set. For the

LVPECL outputs, there is only one divider per channel. For the

LVDS/ CMOS outputs, there are two dividers (X.1, X.2)

cascaded per channel.

Table 32. Frequency Division for Divider 0 and Divider 1

CLK

or VCO

Selected

VCO

Divider

Channel

Divider

Direct to

Output

Frequency

Division

CLK/VCO

2 to 6

1 (bypassed)

Yes

CLK/VCO

2 to 6

1 (bypassed)

(2 to 6) × (1)

CLK/VCO

2 to 6

2 to 32

(2 to 6) ×

(2 to 32)

CLK

Not used

1 (bypassed)

CLK

Not used

2 to 32

Table 33. Frequency Division for Divider 2 and Divider 3

CLK

or VCO

Selected

VCO

Divider

Channel Divider

Frequency

Division

X.1

X.2

CLK/VCO

2 to 6

(bypassed)

(2 to 6) ×

(1) × (1)

CLK/VCO

2 to 6

2 to 32

(bypassed)

(2 to 6) ×

(2 to 32) × (1)

CLK/VCO

2 to 6

2 to 32

(2 to 6) ×

(2 to 32) ×

(2to 32)

CLK

Not used

CLK

Not used

2 to 32

(2 to 32) × (1)

CLK

Not used

2 to 32

2 to 32 ×

(2 to 32)

The channel dividers feeding the LVPECL output drivers

contain one 2-to-32 frequency divider. This divider provides

for division by 2 to 32. Division by 1 is accomplished by

bypassing the divider. The dividers also provide for a

programmable duty cycle, with optional duty-cycle correction

when the divide ratio is odd. A phase offset or delay in

increments of the input clock cycle is selectable. The channel

dividers operate with a signal at their inputs up to 1600 MHz.

The features and settings of the dividers are selected by

programming the appropriate setup

and control registers (see Table 52 through Table 62).

VCO Divider

The VCO divider provides frequency division between the

internal VCO or the external CLK input and the clock

distribution channel dividers. The VCO divider can be set

to divide by 2, 3, 4, 5, or 6 (see Table 60, Register 0x1E0[2:0]).

Channel Dividers—LVPECL Outputs

Each pair of LVPECL outputs is driven by a channel divider.

There are two channel dividers (0, 1) driving four LVPECL

outputs (OUT0 to OUT3). Table 34 gives the register locations

used for setting the division and other functions of these

dividers. The division is set by the values of M and N. The

divider can be bypassed (equivalent to divide-by-1, divider circuit

is powered down) by setting the bypass bit. The duty-cycle

correction can be enabled or disabled according to the setting

of the DCCOFF bits.

Table 34. Setting DX for Divider 0 and Divider 11

Divider

Low Cycles

High Cycles

Bypass

DCCOFF

0x190[7:4]

0x190[3:0]

0x191[7]

0x192[0]

0x196[7:4]

0x196[3:0]

0x197[7]

0x198[0]

1 Note that the value stored in the register = # of cycles minus 1.

Channel Frequency Division (0, 1)

For each channel (where the channel number is x: 0, 1), the

frequency division, DX, is set by the values of M and N

(four bits each, representing Decimal 0 to Decimal 15), where

Number of Low Cycles = M + 1

Number of High Cycles = N + 1

The cycles are cycles of the clock signal currently routed to the

input of the channel dividers (VCO divider out or CLK).

When a divider is bypassed, DX = 1.

Otherwise, DX = (N + 1) + (M + 1) = N + M + 2. This allows

each channel divider to divide by any integer from 2 to 32.

AD9517-2A/PCBZ Datenblatt(PDF) 42 Page - Analog Devices

AD9517-2A/PCBZ Datenblatt(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datenblatt Download

Link URL