Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AT90USB646 Datenblatt(PDF) 33 Page - ATMEL Corporation

Teilenummer AT90USB646
Bauteilbeschribung  Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
PDF  434 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90USB646 Datenblatt(HTML) 33 Page - ATMEL Corporation

Back Button AT90USB646 Datasheet HTML 29Page - ATMEL Corporation AT90USB646 Datasheet HTML 30Page - ATMEL Corporation AT90USB646 Datasheet HTML 31Page - ATMEL Corporation AT90USB646 Datasheet HTML 32Page - ATMEL Corporation AT90USB646 Datasheet HTML 33Page - ATMEL Corporation AT90USB646 Datasheet HTML 34Page - ATMEL Corporation AT90USB646 Datasheet HTML 35Page - ATMEL Corporation AT90USB646 Datasheet HTML 36Page - ATMEL Corporation AT90USB646 Datasheet HTML 37Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 434 page
background image
33
7593A–AVR–02/06
AT90USB64/128
Figure 5-9.
External Data Memory Cycles with SRWn1 = 1 and SRWn0 = 1(1)
Note:
1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or
SRW00 (lower sector).
The ALE pulse in period T7 is only present if the next instruction accesses the RAM (internal
or external).
5.5.6
External Memory Control Register A – XMCRA
• Bit 7 – SRE: External SRAM/XMEM Enable
Writing SRE to one enables the External Memory Interface.The pin functions AD7:0, A15:8,
ALE, WR, and RD are activated as the alternate pin functions. The SRE bit overrides any pin
direction settings in the respective data direction registers. Writing SRE to zero, disables the
External Memory Interface and the normal pin and data direction settings are used.
• Bit 6..4 – SRL2:0: Wait-state Sector Limit
It is possible to configure different wait-states for different External Memory addresses. The
external memory address space can be divided in two sectors that have separate wait-state bits.
The SRL2, SRL1, and SRL0 bits select the split of the sectors, see Table 5-4 and Figure 5-4. By
default, the SRL2, SRL1, and SRL0 bits are set to zero and the entire external memory address
space is treated as one sector. When the entire SRAM address space is configured as one sec-
tor, the wait-states are configured by the SRW11 and SRW10 bits.
ALE
T1
T2
T3
WR
T6
A15:8
Address
Prev. addr.
DA7:0
Address
Data
Prev. data
XX
RD
DA7:0 (XMBK = 0)
Data
Prev. data
Address
Data
Prev. data
Address
DA7:0 (XMBK = 1)
System Clock (CLKCPU)
T4
T5
Bit
7654
32
1
0
SRE
SRL2
SRL1
SRL0
SRW11
SRW10
SRW01
SRW00
XMCRA
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0000
00
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com