 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
AT90USB646 Datenblatt(PDF) 50 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90USB646 Datenblatt(HTML) 50 Page - ATMEL Corporation |
|
|
50 / 434 page  50 7593A–AVR–02/06 AT90USB64/128 Figure 6-4. PLL Clocking System 6.11.2 PLL Control and Status Register – PLLCSR • Bit 7..5 – Res: Reserved Bits These bits are reserved bits in the AT90USB64/128 and always read as zero. • Bit 4..2 – PLLP2:0 PLL prescaler These bits allow to configure the PLL input prescaler to generate the 2MHz input clock for the PLL. • Bit 1 – PLLE: PLL Enable When the PLLE is set, the PLL is started. 8 MHz RC OSCILLATOR XTAL1 XTAL2 OSCILLATORS PLL 24x PLLE Lock Detector PLOCK clkUSB (48MHz) PLL clock Prescaler System Clock clk 2MHz OSCILLATOR Watchdog Bit 7 65 43 21 0 $29 ($29) PLLP2 PLLP1 PLLP0 PLLE PLOCK PLLCSR Read/Write RR R R RR R/W R Initial Value 0 0 0 0 0 0 0/1 0 Table 6-13. PLL input prescaler configurations PLLP2 PLLP1 PLLP0 Clock Division Factor External XTAL required for USB operation (MHz) 000 1 2 001 2 4 010 3 6 011 4 8 100 6 12 101 8 16 110 Reserved - 111 Reserved - |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
