PCA8530DUGSLASHDAZ datasheet(56/103 Pages) NXP

56 / 103 page

PCA8530

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 25 September 2014

56 of 103

NXP Semiconductors

PCA8530

Automotive 102 x 4 Chip-On-Glass LCD segment driver

Bus interfaces

9.1 Control byte and register selection

After initiating the communication over the bus and sending the slave address (I2C-bus,

see Section 9.2) or subaddress (SPI-bus, see Section 9.3 on page 61), a control byte

follows. The purpose of this byte is to indicate both, the content for the following data

bytes (RAM or command) and to indicate that more control bytes will follow.

Typical sequences could be:

• Slave address/subaddress - control byte - command byte - command byte - command

byte - end

• Slave address/subaddress - control byte - RAM byte - RAM byte - RAM byte - end

• Slave address/subaddress - control byte - command byte - control byte - RAM byte -

end

This allows sending a mixture of RAM and command data in one access or alternatively,

to send just one type of data in one access. In this way, it is possible to configure the

device and then fill the display RAM with little overhead. The display bytes are stored in

the display RAM at the address specified by the data pointer.

Table 42.

Control byte description

Bit

Symbol

Value

Description

7CO

continue bit

last control byte

control bytes continue

6 to 5

RS[1:0]

00, 10

command register

RAM data

unused

4 to 0

unused

Fig 32. Control byte format

PCA8530DUG/DAZ Datenblatt(PDF) 56 Page - NXP Semiconductors

PCA8530DUG/DAZ Datenblatt(HTML) 56 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL