Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STUW81300 Datenblatt(PDF) 42 Page - STMicroelectronics

Teilenummer STUW81300
Bauteilbeschribung  Wideband RF/microwave PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STUW81300 Datenblatt(HTML) 42 Page - STMicroelectronics

Back Button STUW81300 Datasheet HTML 38Page - STMicroelectronics STUW81300 Datasheet HTML 39Page - STMicroelectronics STUW81300 Datasheet HTML 40Page - STMicroelectronics STUW81300 Datasheet HTML 41Page - STMicroelectronics STUW81300 Datasheet HTML 42Page - STMicroelectronics STUW81300 Datasheet HTML 43Page - STMicroelectronics STUW81300 Datasheet HTML 44Page - STMicroelectronics STUW81300 Datasheet HTML 45Page - STMicroelectronics STUW81300 Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 63 page
background image
Circuit description
STuW81300
42/63
DS11314 Rev 7
[12] VCALB_MODE: VCO calibrator mode selection.
Settings for VCO core supplied at 4.5 V:
0: Mandatory for FVCO ≤ 4500 MHz
1: Mandatory for FVCO > 4500 MHz
Settings for VCO core supplied at 3.3 V:
0: Not allowed
1: Mandatory for the whole FVCO range
[11] KVCO_COMP_DIS: disable KVCO compensation circuit
0: compensation enabled (default - CP current auto-adjusted to compensate KVCO variation)
1: compensation disabled (CP current fixed by CP_SEL settings)
[10] PFD_POL: set PFD polarity
0: standard mode (default)
1: “inverted” mode (to be used only with active inverting loop filter or with VCO with negative
tuning characteristics)
[9:8] REF_BUFF_MODE: set reference clock buffer mode
00: (0) Reserved
01: (1) Differential Mode (reference clock signal on pin #20 and #21)
10: (2) XTAL Mode (Xtal oscillator enabled with crystal connected on pin #20 and #21)
11: (3) Single Ended Mode (Ref. clock signal on pin #21)
[7] MUTE_LOCK_EN: enables mute function
0: “mute on unlock” function disabled
1: “mute on unlock” function enabled (RF output stages are put OFF when PLL is unlocked)
[6] LD_ACTIVELOW: set low state as lock indicator
0: set lock indicator active high (LD=0 means PLL unlocked; LD=1 means PLL locked)
1: set lock indicator active low (LD=0 means PLL locked; LD=1 means PLL unlocked)
[5:3] LD_PREC: set lock detector precision
000: (0) 2 ns (default for integer mode)
001: (1) 4 ns (default for fractional mode)
010: (2) 6 ns
011: (3) 8 ns
100: (4) 10 ns
101: (5) 12 ns
110: (6) 14 ns
111: (7) 16 ns
[2:0] LD_COUNT: set lock detector counter for lock condition
000: (0) 4
001: (1) 8 (default for FPFD ~1 MHz in integer mode)
010: (2) 16
011: (3) 64
100: (4) 256
101: (5) 1024 (default for FPFD ~50 MHz in both fractional/integer mode)
110: (6) 2048
111: (7) 4096



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com