Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

THS1230CPWR Datenblatt(PDF) 7 Page - Texas Instruments

Teilenummer THS1230CPWR
Bauteilbeschribung  3.3-V, 12-BIT, 30 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH POWER DOWN
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

THS1230CPWR Datenblatt(HTML) 7 Page - Texas Instruments

Back Button THS1230CPWR Datasheet HTML 3Page - Texas Instruments THS1230CPWR Datasheet HTML 4Page - Texas Instruments THS1230CPWR Datasheet HTML 5Page - Texas Instruments THS1230CPWR Datasheet HTML 6Page - Texas Instruments THS1230CPWR Datasheet HTML 7Page - Texas Instruments THS1230CPWR Datasheet HTML 8Page - Texas Instruments THS1230CPWR Datasheet HTML 9Page - Texas Instruments THS1230CPWR Datasheet HTML 10Page - Texas Instruments THS1230CPWR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
www.ti.com
ELECTRICAL CHARACTERISTICS (CONTINUED)
THS1230
SLAS291B – OCTOBER 2000 – REVISED MARCH 2004
over recommended operating conditions (AV
DD = DVDD = 3.3 V, fs = 30 MHz/50% duty cycle, MODE = 1, 1-V input span,
internal reference, T
min to Tmax) (unless otherwise noted)
TEST
PARAMETER
MIN
TYP
MAX
UNIT
CONDITIONS
DC ACCURACY (LINEARITY)
Number of missing codes
All modes
0
codes
DNL
Differential nonlinearity
All modes
±0.4
±1
LSB
INL
Integral nonlinearity
All modes
–2.5
±1.2
2
LSB
Offset error
All modes
0.7
1.2
%FSR
Gain error
All modes
1.1
3.5
%FSR
DYNAMIC PERFORMANCE(1)
fi = 3.58 MHz
10.9
ENOB
Effective number of bits
fi = 10 MHz
10.4
10.6
Bits
fi = 15 MHz
10.4
fi = 3.58 MHz
–76
THD
Total harmonic distortion
fi = 10 MHz
–74
–65
dB
fi = 15 MHz
–72.5
fi = 3.58 MHz
68
SNR
Signal-to-noise ratio
fi = 10 MHz
64.5
65.6
dB
fi = 15 MHz
64.6
fi = 3.58 MHz
67.4
SINAD
Signal-to-noise + distortion
fi = 10 MHz
64
65
dB
fi = 15 MHz
64.5
fi = 3.58 MHz
78.1
SFDR
Spurious free dynamic range
fi = 10 MHz
67
74
dB
fi = 15 MHz
72
Analog input bandwidth
180
MHz
Differential phase, DP
0.12
degree
G(diff)
Differential gain
0.01%
TIMING (all supplies = 3.3 V)
fCLK
Clock frequency(2)
5
30
MHz
Clock duty cycle
45%
50%
55%
td(O)
Output delay time
7
19
ns
td(PZ)
Delay time, output disable to Hi-Z output
3.2
ns
td(EN)
Delay time, output enable to output valid
5
19
ns
Latency
5
cycles
(1)
Input amplitudes for all single tone dynamic tests are at –1 dBFS, all supplies = 3.3 V.
(2)
The clock frequency may be extended to 5 MHz without degradation in specified performance.
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com