| Datenblatt-Suchmaschine für elektronische Bauteile |
|
BST120 Datenblatt(PDF) 2 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
BST120 Datenblatt(HTML) 2 Page - NXP Semiconductors |
|
2 / 12 page ![]() April 1995 2 Philips Semiconductors Product specification P-channel enhancement mode vertical D-MOS transistor BST120 DESCRIPTION P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD technology. FEATURES • Very low R DS(on) • Direct interface to C-MOS • High-speed switching • No second breakdown QUICK REFERENCE DATA PINNING - SOT89 Drain-source voltage −VDS max. 60 V Gate-source voltage (open drain) ±VGSO max. 20 V Drain current (DC) −I D max. 0,3 A Total power dissipation up to Tamb =25 °CPtot max. 1 W Drain-source ON-resistance typ. max. 4,5 6 Ω Ω −I D = 200 mA; −VGS = 10 V RDS(on) Transfer admittance −I D = 200 mA; −VDS = 15 V Yfs typ. 200 mS 1 = source 2 = drain 3 = gate PIN CONFIGURATION Fig.1 Simplified outline and symbol. marking: LM handbook, halfpage 12 3 MAM354 Bottom view s d g |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |