Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SCF5249VM140 Datenblatt(PDF) 17 Page - Freescale Semiconductor, Inc

Teilenummer SCF5249VM140
Bauteilbeschribung  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SCF5249VM140 Datenblatt(HTML) 17 Page - Freescale Semiconductor, Inc

Back Button SCF5249VM140 Datasheet HTML 13Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 14Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 15Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 16Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 17Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 18Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 19Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 20Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 21Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 56 page
background image
Signal Descriptions
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Freescale Semiconductor
17
8.2
GPIO
Many pins have a GPIO as first or second function. If GPIO is second function, following rules apply:
General purpose input is always active, regardless of state of pin.
General purpose output or primary output is determined by value written to GPIO function select
register.
Power-on reset function is not GPIO.
8.3
SCF5249 Bus Signals
These signals provide the external bus interface to the SCF5249.
8.3.1
Address Bus
The address bus provides the address of the byte or most significant byte of the word or longword
being transferred.The address lines also serve as the DRAM address pins, providing multiplexed
row and column address signals.
Bits 23 down to 1 and 25 of the address are available. A25 is intended to be used with 256 Mbit
DRAM’s. Signals are named:
A[23:1]
A[25]/GPO8
8.3.2
Read-Write Control
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and
a high is a read cycle.
8.3.3
Output Enable
The OE signal is intended to be connected to the output enable of asynchronous memories connected to
chip selects. During bus read cycles, the ColdFire processor will drive OE low.
8.3.4
Data Bus
The data bus (D[31:16]) is bi-directional and non-multiplexed. Data is registered by the SCF5249 on the
rising clock edge. The port width for each chip-select and DRAM bank are programmable. The data bus
uses a default configuration if none of the chip-selects or DRAM bank match the address decode. All 16
bits of the data bus are driven during writes, regardless of port width or operand size.
8.3.5
Transfer Acknowledge
The TA/GPIO20 pin is the transfer acknowledge signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com