Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

68HC05PL4B Datenblatt(PDF) 57 Page - Freescale Semiconductor, Inc

Teilenummer 68HC05PL4B
Bauteilbeschribung  Industry standard 8-bit M68HC05 CPU core
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC05PL4B Datenblatt(HTML) 57 Page - Freescale Semiconductor, Inc

Back Button 68HC05PL4B Datasheet HTML 53Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 54Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 55Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 56Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 57Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 58Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 59Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 60Page - Freescale Semiconductor, Inc 68HC05PL4B Datasheet HTML 61Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 98 page
background image
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
16-BIT PROGRAMMABLE TIMER
REV 2.0
9-7
The planned action on the TCMP depends on the value stored in the OLVL bit in
the TCR, and it occurs when the value of the 16-bit free-running timer counter
matches the value in the output compare registers shown in Figure 9-3. These
registers are read/write bits and are unaffected by reset.
Writing to the OCRH before writing to the OCRL inhibits timer compares until the
OCRL is written. Reading or writing to the OCRL after reading the TCR will clear
the output compare ag bit (OCF). The output compare OLVL state will be clocked
to its output latch regardless of the state of the OCF.
Figure 9-8. Timer Output Compare Block Diagram
To prevent OCF from being set between the time it is read and the time the output
compare registers are updated, use the following procedure:
1. Disable interrupts by setting the I bit in the condition code register.
2. Write to the OCRH. Compares are now inhibited until OCRL is written.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
OCRH
R
OCRH7 OCRH6 OCRH5 OCRH4 OCRH3 OCRH2 OCRH1 OCRH0
$0016
W
reset:
UUUUUUUU
OCRL
R
OCRL7
OCRL6
OCRL5
OCRL4
OCRL3
OCRL2
OCRL1
OCRL0
$0017
W
reset:
UUUUUUUU
U = UNAFFECTED BY RESET
Figure 9-9. Output Compare Registers (OCRH, OCRL)
OCRH ($0016)
16-BIT COUNTER
÷ 4
INTERNAL
(XTAL ÷ 2)
TIMER CONTROL REG.
TIMER
REQUEST
OUTPUT COMPARE
RESET
CLOCK
INTERRUPT
OCRL ($0017)
TIMER STATUS REG.
$0012
$0013
INTERNAL
($FFFC)
DATA
R/W
OCRH
R/W
OCRL
BUS
EDGE
SELECT
DETECT
LOGIC
16-BIT COMPARATOR
(OCF)
TCMP
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com