Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

H8SX/1663 Datenblatt(PDF) 360 Page - Renesas Technology Corp

Teilenummer H8SX/1663
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 Datenblatt(HTML) 360 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 356Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 357Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 358Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 359Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 360Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 361Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 362Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 363Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 364Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 360 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 308 of 1102
REJ09B0294-0100
6.14
Internal Bus
6.14.1
Access to Internal Address Space
The internal address spaces of this LSI are the on-chip ROM space, on-chip RAM space, and
register space for the on-chip peripheral modules. The number of cycles necessary for access
differs according the space.
Table 6.33 shows the number of access cycles for each on-chip memory space.
Table 6.33
Number of Access Cycles for On-Chip Memory Spaces
Access Space
Access
Number of Access Cycles
Read
One I
φ cycle
On-chip ROM space
Write
Three I
φ cycles
Read
One I
φ cycle
On-chip RAM space
Write
One I
φ cycle
In access to the registers for on-chip peripheral modules, the number of access cycles differs
according to the register to be accessed. When the dividing ratio of the operating clock of a bus
master and that of a peripheral module is 1 : n, synchronization cycles using a clock divided by 0
to n-1 are inserted for register access in the same way as for external bus clock division.
Table 6.34 lists the number of access cycles for registers of on-chip peripheral modules.
Table 6.34
Number of Access Cycles for Registers of On-Chip Peripheral Modules
Number of Cycles
Module to be Accessed
Read
Write
Write Data Buffer Function
DMAC registers
Two I
φ
Disabled
MCU operating mode, clock pulse generator,
power-down control registers, interrupt controller,
bus controller, and DTC registers
Two I
φ
Three I
φ Disabled
I/O port registers of PFCR and WDT
Two P
φ
Three P
φ Disabled
I/O port registers other than PFCR and PORTM,
TPU, PPG, TMR, SCI, SCI0 to SCI2, SCI4, A/D,
and D/A registers
Two P
φ
Enabled
I/O port registers of PORTM,
USB, SCI5, and SCI6
Three P
φ
Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com