| Datenblatt-Suchmaschine für elektronische Bauteile |
|
H8SX/1663R Datenblatt(PDF) 349 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663R Datenblatt(HTML) 349 Page - Renesas Technology Corp |
|
349 / 1504 page ![]() Section 9 Bus Controller (BSC) Rev. 2.00 Sep. 24, 2008 Page 317 of 1468 REJ09B0412-0200 9.11.9 Controlling Clock Suspend Insertion When the SDRAM space is read, the read data settling cycle can be inserted for one cycle using the clock suspend mode. To enter the clock suspend mode, set the CKSPE bit in SDCR and the OEE bit in DRAMCR to 1and enable the CKE pin. Figure 9.67 shows a read timing example when CKSPE = 1. T p T r T c1 T cl T c2 T c1 T cl T c2 T sp T sp SDRAM φ CS Precharge-sel Address bus Row address Row address Column address 1 Column address 2 RAS CAS WE CKE PALL ACTV READ READ NOP NOP DQMLU DQMLL D7 to D0 BS RD/ WR D15 to D8 Figure 9.67 Read Timing Example when CKSPE = 1 (CAS Latency = 2) |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |