H8SXSLASH1663R datasheet(394/1504 Pages) RENESAS

394 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 362 of 1468

REJ09B0412-0200

9.13.3

Transition Timing

Figures 9.102 and 9.103 show the timing of transition to the bus released state.

Address bus

CSn

LHWR, LLWR

Hi-Z

[1]

[2]

[3]

[4]

[7]

[5]

[6]

[8]

Hi-Z

BREQ

BACK

BREQO

External space

access cycle

CPU cycle

External bus released state

Data bus

[1] A low level of the

BREQ signal is sampled at the rising edge of the Bφ signal.

[2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles or

more after the low level of the

BREQ signal is sampled.

[3] The

BACK signal is driven low, releasing bus to the external bus master.

[4] The

BREQ signal state sampling is continued in the external bus released state.

[5] A high level of the

BREQ signal is sampled.

[6] The external bus released cycles are ended one cycle after the

BREQ signal is driven high.

[7] When the external space is accessed by an internal bus master during external bus released while the BREQOE

bit is set to 1, the

BREQO signal goes low.

[8] Normally the

BREQO signal goes high at the rising edge of the BACK signal.

Figure 9.102 Bus Released State Transition Timing (SRAM Interface is Not Used)

H8SX/1663R Datenblatt(PDF) 394 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 394 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL