PSD4235G2 datasheet(14/93 Pages) STMICROELECTRONICS

14 / 93 page

Preliminary Information

PSD4000 Series

Table 6 shows the offset addresses to the PSD4000 registers relative to the CSIOP base

address. The CSIOP space is the 256 bytes of address that is allocated by the user to the

internal PSD4000 registers. Table 6 provides brief descriptions of the registers in CSIOP

space. For a more detailed description, refer to section 9.

7.0 PSD4000

Description and

Address Offset

Port A

Port B

Port C

Port D

Port E

Port F

Port G

Other*

Description

Data In

Reads Port pin as input,

MCU I/O input mode

Control

Selects mode between

MCU I/O or Address Out

Stores data for output

Data Out

to Port pins, MCU I/O

output mode

Direction

Configures Port pin as

input or output

Configures Port pins as

either CMOS or Open

Drive Select

Drain on some pins, while

selecting high slew rate

on other pins.

Flash Protection

Read only – Flash Sector

Protection

Flash Boot

Read only – PSD Security

Protection

and Flash Boot Sector

Protection

PMMR0

Power Management

PMMR2

Power Management

Page

Page Register

Places PSD memory

areas in Program and/or

Data space on an

individual basis.

Memory_ID0

Read only – Flash and

SRAM size

Memory_ID1

Read only – Boot type

and size

Table 6. Register Address Offset

PSD4235G2 Datenblatt(PDF) 14 Page - STMicroelectronics

PSD4235G2 Datenblatt(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datenblatt Download

Link URL