Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LTC1749 Datenblatt(PDF) 16 Page - Linear Technology

Teilenummer LTC1749
Bauteilbeschribung  12-Bit, 80Msps Wide Bandwidth ADC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1749 Datenblatt(HTML) 16 Page - Linear Technology

Back Button LTC1749 Datasheet HTML 12Page - Linear Technology LTC1749 Datasheet HTML 13Page - Linear Technology LTC1749 Datasheet HTML 14Page - Linear Technology LTC1749 Datasheet HTML 15Page - Linear Technology LTC1749 Datasheet HTML 16Page - Linear Technology LTC1749 Datasheet HTML 17Page - Linear Technology LTC1749 Datasheet HTML 18Page - Linear Technology LTC1749 Datasheet HTML 19Page - Linear Technology LTC1749 Datasheet HTML 20Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
16
LTC1749
1749f
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC1749 is 80Msps. For
the ADC to operate properly the encode signal should have
a 50% (
±4%) duty cycle. Each half cycle must have at least
6ns for the ADC internal circuitry to have enough settling
time for proper operation. Achieving a precise 50% duty
cycle is easy with differential sinusoidal drive using a
transformer or using symmetric differential logic such as
PECL or LVDS. When using a single-ended encode signal
asymmetric rise and fall times can result in duty cycles that
are far from 50%.
At sample rates slower than 80Msps the duty cycle can
vary from 50% as long as each half cycle is at least 6ns.
The lower limit of the LTC1749 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
APPLICATIO S I FOR ATIO
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating fre-
quency for the LTC1749 is 1Msps.
DIGITAL OUTPUTS
Digital Output Buffers
Figure 9 shows an equivalent circuit for a single output
buffer. Each buffer is powered by OVDD and OGND, iso-
lated from the ADC power and ground. The additional
N-channel transistor in the output driver allows operation
down to low voltages. The internal resistor in series with
the output makes the output appear as 50
Ω to external
circuitry and may eliminate the need for external damping
resistors.
Figure 7. Transformer Driven ENC/ENC
Figure 8a. Single-Ended ENC Drive,
Not Recommended for Low Jitter
Figure 8b. ENC Drive Using a CMOS-to-PECL Translator
VDD
LTC1749
1749 F07
BIAS
VDD
5V
ENC
ENC
ANALOG INPUT
2V BIAS
2V BIAS
1:4
0.1
µF
CLOCK
INPUT
50
6k
6k
TO INTERNAL
ADC CIRCUITS
1749 F08a
ENC
2V
VTHRESHOLD = 2V
ENC
0.1
µF
LTC1749
1749 F08b
ENC
ENC
130
3.3V
3.3V
130
D0
Q0
Q0
MC100LVELT22
LTC1749
83
83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com