15 / 21 page

CY7C024/024A/0241
CY7C025/0251
Document #: 38-06035 Rev. *D
Page 15 of 21
Note
42. If tPS is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.
Switching Waveforms (continued)
ADDRESS MATCH
tPS
tBLC
tBHC
ADDRESS MATCH
tPS
tBLC
tBHC
CER ValidFirst:
ADDRESS L,R
BUSYR
CEL
CER
BUSYL
CER
CE L
ADDRESS L,R
Figure 13. Busy Timing Diagram No.1 (CE Arbitration)[42]
CELValid First:
ADDRESS MATCH
tPS
ADDRESS L
BUSY R
ADDRESS MISMATCH
tRC or tWC
tBLA
tBHA
ADDRESSR
ADDRESS MATCH
ADDRESS MISMATCH
tPS
ADDRESSL
BUSY L
tRC or tWC
tBLA
tBHA
ADDRESSR
Right Address Valid First:
Figure 14. Busy Timing Diagram No.2 (Address Arbitration)[42]
Left Address Valid First:
[+] Feedback