LPC1850 datasheet(19/157 Pages) PHILIPS

19 / 157 page

LPC1850_30_20_10

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 3 — 6 December 2011

19 of 157

NXP Semiconductors

LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller

P2_12

E15

153

106

[3]

I; PU I/O

GPIO1[12] — General purpose digital input/output

pin.

CTOUT_4 — SCT output 4. Match output 0 of

timer 1.

R — Function reserved.

I/O

EMC_A3 — External memory address line 3.

R — Function reserved.

I/O

U2_UCLK — Serial clock input/output for USART2 in

synchronous mode.

P2_13

C16

A10

156

108

[3]

I; PU I/O

GPIO1[13] — General purpose digital input/output

pin.

CTIN_4 — SCT input 4. Capture input 2 of timer 1.

R — Function reserved.

I/O

EMC_A4 — External memory address line 4.

R — Function reserved.

I/O

U2_DIR — RS-485/EIA-485 output enable/direction

control for USART2.

P3_0

F13

161

112

[3]

I; PU I/O

I2S0_RX_SCK — I2S receive clock. It is driven by

the master and received by the slave. Corresponds

to the signal SCK in the I2S-bus specification.

I2S0_RX_MCLK — I2S receive master clock.

I/O

I2S0_TX_SCK — Transmit Clock. It is driven by the

master and received by the slave. Corresponds to

the signal SCK in the I2S-bus specification.

I2S0_TX_MCLK — I2S transmit master clock.

I/O

SSP0_SCK — Serial clock for SSP0.

R — Function reserved.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC1850 Datenblatt(PDF) 19 Page - NXP Semiconductors

LPC1850 Datenblatt(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL