Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SSM2804CBZ-R7 Datenblatt(PDF) 5 Page - Analog Devices

Teilenummer SSM2804CBZ-R7
Bauteilbeschribung  Audio Subsystem with Class-D Speaker
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

SSM2804CBZ-R7 Datenblatt(HTML) 5 Page - Analog Devices

  SSM2804CBZ-R7 Datasheet HTML 1Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 2Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 3Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 4Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 5Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 6Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 7Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 8Page - Analog Devices SSM2804CBZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 36 page
background image
SSM2804
Rev. 0 | Page 5 of 36
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
HEADPHONE OUTPUT
Output Offset Voltage (VOS)
2
mV
Headphone only
8
mV
INAx, INBx, INCx inputs
Output Power (POUT)
20
mW
RL = 32 Ω, THD + N = 1%
40
mW
RL = 16 Ω, THD + N = 1%, 1 μF charge pump
capacitor
Total Harmonic Distortion Plus Noise
(THD + N)
0.012
%
RL = 32 Ω, POUT = 15 mW
0.02
%
RL = 16 Ω, POUT = 10 mW
Output Noise (Vn)
16
μV
20 Hz to 20 kHz, A-weighted
Signal-to-Noise Ratio (SNR)
96
dB
800 mV rms output, A-weighted
Power Supply Rejection Ratio (PSRR)
95
dB
217 Hz, 200 mV p-p ripple
85
dB
1 kHz, 200 mV p-p ripple
Crosstalk
90
dB
1 kHz, POUT = 12 mW
Minimum Load Resistance (RLOAD)
16
Ω
Maximum Capacitive Load (CLOAD)
500
pF
Gain Range
−75
0
dB
ESD Protection
±8
kV
RECEIVER PATH (BYPASS SWITCH)
Path Impedance (RON), Receiver Inputs
to Speaker Outputs
1.5
Ω
RCV+ to EP+ and RCV− to EP−
Signal Path THD + N
0.1
%
POUT = 70 mW, RL = 32 Ω or POUT = 17.5 mW,
RL = 8 Ω
Output Noise
10
μV
20 Hz to 20 kHz, A-weighted
Off Channel Isolation
90
dB
217 Hz, 200 mV p-p ripple
Input Common Mode
PVDD/2
V
Table 2. Digital Logic Levels (CMOS Levels)
Parameter
Min
Typ
Max
Unit
Input Low Level (VIL)
0.35
V
Input High Level (VIH)
1.35
V
Output Low Level (VOL)
0.1 × AVDD
V
Output High Level (VOH)
0.9 × AVDD
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com