| Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADS5500MPAPREP Datenblatt(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5500MPAPREP Datenblatt(HTML) 7 Page - Texas Instruments |
|
7 / 36 page ![]() ADS5500-EP SGLS286C − JUNE 2005 – REVISED SEPTEMBER 2008 www.ti.com 7 ELECTRICAL CHARACTERISTICS(continued) Typ, min, and max values at TA = 25°C, full temperature range is TMIN = −55°C to TMAX = 125°C, sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DRVDD = 3.3 V, DLL On, −1−dBFS differential input, and 3-VPP differential clock (unless otherwise noted) PARAMETER UNIT MAX TYP MIN CONDITIONS Effective number of bits (ENOB) fIN = 70 MHz 11.3 Bits f = 10.1 MHz, 15.1 MHz (−7 dBFS each tone) 85 Two-tone intermodulation distortion (IMD) f = 30.1 MHz, 35.1 MHz (−7 dBFS each tone) 85 dBc f = 50.1 MHz, 55.1 MHz (−7 dBFS each tone) 88 Power Supply Total supply current, ICC VIN = full-scale, fIN = 5 5 MHz, AVDD = DRVDD = 3.3V 236 265 mA Analog supply current, IAVDD VIN = full-scale, fIN = 5 5 MHz, AVDD = DRVDD = 3.3V 175 190 mA Output buffer supply current, IDRVDD VIN = full-scale, fIN = 55 MHz, AVDD = DRVDD = 3.3 V 61 75 mA Analog only 578 627 mW Power dissipation Total power with 10−pF load on digital output to ground 780 875 mW Standby power With clocks running 181 250 mW DIGITAL CHARACTERISTICS Typ, min, and max values at TA = 25°C, full temperature range is TMIN = −55°C to TMAX = 125°C, sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DRVDD = 3.3 V, DLL On, −1 dBFS differential input, and 3-VPP differential clock (unless otherwise noted) PARAMETER CONDITIONS MIN TYP MAX UNIT Digital Inputs High-level input voltage 2.4 V Low-level input voltage 0.8 V High-level input current 10 µA Low-level input current 10 µA Input current for RESET −20 µA Input capacitance 4 pF Digital Outputs(1) Low-level output voltage CLOAD = 10 pF(2), fS = 125 MSPS 0.3 V High-level output voltage CLOAD = 10 pF(2), fS = 125 MSPS 3 V Output capacitance 3 pF (1) For optimal performance, all digital output lines (D0:D13), including the output clock, should see a similar load. (2) Equivalent capacitance to ground of (load + parasitics of transmission lines) |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |