| Datenblatt-Suchmaschine für elektronische Bauteile |
|
SST49LF040 Datenblatt(PDF) 31 Page - Silicon Storage Technology, Inc |
|
|
|||||||||||||||||||||||||||||
SST49LF040 Datenblatt(HTML) 31 Page - Silicon Storage Technology, Inc |
|
31 / 48 page ![]() Advance Information 4 Mbit LPC Flash SST49LF040 31 ©2001 Silicon Storage Technology, Inc. S71213-00-000 11/01 562 FIGURE 18: RESET TIMING DIAGRAM TABLE 21: RESET TIMING PARAMETERS (PP MODE), VDD=3.0-3.6V Symbol Parameter Min Max Units TPRST VDD stable to Reset Low 1 ms TRSTP RST# Pulse Width 100 ns TRSTF RST# Low to Output Float 48 ns TRST1 RST# High to Row Address Setup 1 µs TRSTE RST# Low to reset during Sector-/Block-Erase or Program 10 µs TRSTC RST# Low to reset during Chip-Erase 50 µs T21.0 562 1. There will be a reset latency of TRSTE or TRSTC if a reset procedure is performed during a programming or erase operational. VDD RST# Addresses R/C# DQ7-0 562 ILL F18.0 TPRST TRSTP TRSTF TRSTE Row Address Sector-/Block-Erase or Program operation aborted TRST TRSTC Chip-Erase aborted |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |